• 1898 Citations
  • 19 h-Index
1978 …2017

Research output per year

If you made any changes in Pure these will be visible here soon.

Research Output

Filter
Article
Article

Software energy reduction techniques for variable-voltage processors

Okuma, T., Yasuura, H. & Ishihara, T., Mar 1 2001, In : IEEE Design and Test of Computers. 18, 2, p. 31-41 11 p.

Research output: Contribution to journalArticle

25 Citations (Scopus)

Synthesis of minimum-cost multilevel logic networks via genetic algorithm

Shackleford, B., Okushi, E., Yasuda, M., Koizuml, H., Seo, K. & Yasuura, H., Jan 1 2000, In : IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E83-A, 12, p. 2528-2536 9 p.

Research output: Contribution to journalArticle

System LSI design methods for low power LSIs

Yasuura, H. & Ishihara, T., Jan 1 2000, In : IEICE Transactions on Electronics. E83-C, 2, p. 143-152 10 p.

Research output: Contribution to journalArticle

4 Citations (Scopus)

The Parallel Enumeration Sorting Scheme for VLSI

Yasuura, H., Takagi, N. & Yajima, S., Jan 1 1982, In : IEEE Transactions on Computers. C-31, 12, p. 1192-1201 10 p.

Research output: Contribution to journalArticle

30 Citations (Scopus)

Towards the system LSI design technology

Yasuura, H., Jan 1 2001, In : IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E84-A, 1, p. 91-97 7 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)
3 Citations (Scopus)

Variable Pipeline Depth Processor for Energy Efficient Systems

Hyodo, A., Muroyama, M. & Yasuura, H., Dec 2003, In : IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E86-A, 12, p. 2983-2990 8 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

VLSI-ORIENTED HIGH-SPEED MULTIPLIER USING A REDUNDANT BINARY ADDITION TREE.

Takagi, N., Yasuura, H. & Yajima, S., Jan 1 1983, In : Systems, computers, controls. 14, 4, p. 19-28 10 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

Width and depth of combinational logic circuits

Yasuura, H., 1981, In : Information Processing Letters. 13, 4-5, p. 191-194 4 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)