3D implemented SRAM/DRAM hybrid cache architecture for high-performance and low power consumption

Koji Inoue, Shinya Hashiguchi, Shinya Ueno, Naoto Fukumoto, Kazuaki Murakami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Fingerprint

Dive into the research topics of '3D implemented SRAM/DRAM hybrid cache architecture for high-performance and low power consumption'. Together they form a unique fingerprint.

Engineering & Materials Science

Chemical Compounds