A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC

Jun Terada; Kazuyoshi Nishimura; Shunji Kimura; Hiroaki Katsurai; Naoto Yoshimoto; Yusuke Ohtomo

doi:10.1109/ISSCC.2008.4523139

A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC

Jun Terada, Kazuyoshi Nishimura, Shunji Kimura, Hiroaki Katsurai, Naoto Yoshimoto, Yusuke Ohtomo

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

26 Citations (Scopus)

Abstract

A 10.3125Gb/s burst-mode CDR circuit is designed for 10G-EPON systems. A single gated VCO and ΔΣ modulator reduce frequency error to less than 2MHz and eliminate external devices. The CDR circuit achieves instantaneous locking in 1b, can tolerate a 160b sequence without transitions in the data, and has a jitter tolerance of over 0.27 Ul_pp.

Original language	English
Title of host publication	2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	226-228
Number of pages	3
ISBN (Print)	9781424420100
DOIs	https://doi.org/10.1109/ISSCC.2008.4523139
Publication status	Published - 2008
Externally published	Yes
Event	2008 IEEE International Solid State Circuits Conference, ISSCC - San Francisco, CA, United States Duration: Feb 3 2008 → Feb 7 2008

Publication series

Name	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume	51
ISSN (Print)	0193-6530

Conference

Conference	2008 IEEE International Solid State Circuits Conference, ISSCC
Country	United States
City	San Francisco, CA
Period	2/3/08 → 2/7/08

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/ISSCC.2008.4523139

Fingerprint Dive into the research topics of 'A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC'. Together they form a unique fingerprint.

Cite this

Terada, J., Nishimura, K., Kimura, S., Katsurai, H., Yoshimoto, N., & Ohtomo, Y. (2008). A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC. In 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC (pp. 226-228). [4523139] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 51). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2008.4523139

A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC. / Terada, Jun; Nishimura, Kazuyoshi; Kimura, Shunji; Katsurai, Hiroaki; Yoshimoto, Naoto; Ohtomo, Yusuke.

2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC. Institute of Electrical and Electronics Engineers Inc., 2008. p. 226-228 4523139 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; Vol. 51).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Terada, J, Nishimura, K, Kimura, S, Katsurai, H, Yoshimoto, N & Ohtomo, Y 2008, A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC. in 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC., 4523139, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 51, Institute of Electrical and Electronics Engineers Inc., pp. 226-228, 2008 IEEE International Solid State Circuits Conference, ISSCC, San Francisco, CA, United States, 2/3/08. https://doi.org/10.1109/ISSCC.2008.4523139

Terada J, Nishimura K, Kimura S, Katsurai H, Yoshimoto N, Ohtomo Y. A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC. In 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC. Institute of Electrical and Electronics Engineers Inc. 2008. p. 226-228. 4523139. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2008.4523139

Terada, Jun ; Nishimura, Kazuyoshi ; Kimura, Shunji ; Katsurai, Hiroaki ; Yoshimoto, Naoto ; Ohtomo, Yusuke. / A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC. 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC. Institute of Electrical and Electronics Engineers Inc., 2008. pp. 226-228 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

@inproceedings{2c333fb6bf304f68a7b631e8754be87b,

title = "A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC",

abstract = "A 10.3125Gb/s burst-mode CDR circuit is designed for 10G-EPON systems. A single gated VCO and ΔΣ modulator reduce frequency error to less than 2MHz and eliminate external devices. The CDR circuit achieves instantaneous locking in 1b, can tolerate a 160b sequence without transitions in the data, and has a jitter tolerance of over 0.27 Ulpp.",

author = "Jun Terada and Kazuyoshi Nishimura and Shunji Kimura and Hiroaki Katsurai and Naoto Yoshimoto and Yusuke Ohtomo",

year = "2008",

doi = "10.1109/ISSCC.2008.4523139",

language = "English",

isbn = "9781424420100",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "226--228",

booktitle = "2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC",

address = "United States",

note = "2008 IEEE International Solid State Circuits Conference, ISSCC ; Conference date: 03-02-2008 Through 07-02-2008",

}

TY - GEN

T1 - A 10.3125Gb/s burst-mode CDR circuit using a δσ DAC

AU - Terada, Jun

AU - Nishimura, Kazuyoshi

AU - Kimura, Shunji

AU - Katsurai, Hiroaki

AU - Yoshimoto, Naoto

AU - Ohtomo, Yusuke

PY - 2008

Y1 - 2008

N2 - A 10.3125Gb/s burst-mode CDR circuit is designed for 10G-EPON systems. A single gated VCO and ΔΣ modulator reduce frequency error to less than 2MHz and eliminate external devices. The CDR circuit achieves instantaneous locking in 1b, can tolerate a 160b sequence without transitions in the data, and has a jitter tolerance of over 0.27 Ulpp.

AB - A 10.3125Gb/s burst-mode CDR circuit is designed for 10G-EPON systems. A single gated VCO and ΔΣ modulator reduce frequency error to less than 2MHz and eliminate external devices. The CDR circuit achieves instantaneous locking in 1b, can tolerate a 160b sequence without transitions in the data, and has a jitter tolerance of over 0.27 Ulpp.

UR - http://www.scopus.com/inward/record.url?scp=49549084402&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49549084402&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2008.4523139

DO - 10.1109/ISSCC.2008.4523139

M3 - Conference contribution

AN - SCOPUS:49549084402

SN - 9781424420100

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 226

EP - 228

BT - 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2008 IEEE International Solid State Circuits Conference, ISSCC

Y2 - 3 February 2008 through 7 February 2008

ER -