A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise

Ghazal A. Fahmy; R. K. Pokharel; H. Kanaya; K. Yoshida

doi:10.1109/TENCON.2010.5686392

A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise

Ghazal A. Fahmy, R. K. Pokharel, H. Kanaya, K. Yoshida

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Citations (Scopus)

Abstract

A low power CMOS latched comparator has been designed in TSMC 0.18um employ neutralization technique for reducing Kickback Noise. The simulation results demonstrate that it can work at 1GHz suitable for high speed applications. Measurement results prove that the latched comparator consumes 246μW with a power supply of 1.2v at 10MHz. A simulation method for accurately determining dynamic offset in latched comparator is presented.

Original language	English
Title of host publication	TENCON 2010 - 2010 IEEE Region 10 Conference
Pages	1162-1165
Number of pages	4
DOIs	https://doi.org/10.1109/TENCON.2010.5686392
Publication status	Published - Dec 1 2010
Event	2010 IEEE Region 10 Conference, TENCON 2010 - Fukuoka, Japan Duration: Nov 21 2010 → Nov 24 2010

Publication series

Name	IEEE Region 10 Annual International Conference, Proceedings/TENCON

Other

Other	2010 IEEE Region 10 Conference, TENCON 2010
Country	Japan
City	Fukuoka
Period	11/21/10 → 11/24/10

All Science Journal Classification (ASJC) codes

Computer Science Applications
Electrical and Electronic Engineering

Access to Document

10.1109/TENCON.2010.5686392

Cite this

A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise. / Fahmy, Ghazal A.; Pokharel, R. K.; Kanaya, H.; Yoshida, K.

TENCON 2010 - 2010 IEEE Region 10 Conference. 2010. p. 1162-1165 5686392 (IEEE Region 10 Annual International Conference, Proceedings/TENCON).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Fahmy, GA, Pokharel, RK , Kanaya, H & Yoshida, K 2010, A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise. in TENCON 2010 - 2010 IEEE Region 10 Conference., 5686392, IEEE Region 10 Annual International Conference, Proceedings/TENCON, pp. 1162-1165, 2010 IEEE Region 10 Conference, TENCON 2010, Fukuoka, Japan, 11/21/10. https://doi.org/10.1109/TENCON.2010.5686392

@inproceedings{f4941eadb9ab4d3b822da1e0accf2030,

title = "A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise",

abstract = "A low power CMOS latched comparator has been designed in TSMC 0.18um employ neutralization technique for reducing Kickback Noise. The simulation results demonstrate that it can work at 1GHz suitable for high speed applications. Measurement results prove that the latched comparator consumes 246μW with a power supply of 1.2v at 10MHz. A simulation method for accurately determining dynamic offset in latched comparator is presented.",

author = "Fahmy, {Ghazal A.} and Pokharel, {R. K.} and H. Kanaya and K. Yoshida",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/TENCON.2010.5686392",

language = "English",

isbn = "9781424468904",

series = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

pages = "1162--1165",

booktitle = "TENCON 2010 - 2010 IEEE Region 10 Conference",

note = "2010 IEEE Region 10 Conference, TENCON 2010 ; Conference date: 21-11-2010 Through 24-11-2010",

}

TY - GEN

T1 - A 1.2V 246μW CMOS latched comparator with neutralization technique for reducing Kickback Noise

AU - Fahmy, Ghazal A.

AU - Pokharel, R. K.

AU - Kanaya, H.

AU - Yoshida, K.

PY - 2010/12/1

Y1 - 2010/12/1

N2 - A low power CMOS latched comparator has been designed in TSMC 0.18um employ neutralization technique for reducing Kickback Noise. The simulation results demonstrate that it can work at 1GHz suitable for high speed applications. Measurement results prove that the latched comparator consumes 246μW with a power supply of 1.2v at 10MHz. A simulation method for accurately determining dynamic offset in latched comparator is presented.

AB - A low power CMOS latched comparator has been designed in TSMC 0.18um employ neutralization technique for reducing Kickback Noise. The simulation results demonstrate that it can work at 1GHz suitable for high speed applications. Measurement results prove that the latched comparator consumes 246μW with a power supply of 1.2v at 10MHz. A simulation method for accurately determining dynamic offset in latched comparator is presented.

UR - http://www.scopus.com/inward/record.url?scp=79951586441&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951586441&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2010.5686392

DO - 10.1109/TENCON.2010.5686392

M3 - Conference contribution

AN - SCOPUS:79951586441

SN - 9781424468904

T3 - IEEE Region 10 Annual International Conference, Proceedings/TENCON

SP - 1162

EP - 1165

BT - TENCON 2010 - 2010 IEEE Region 10 Conference

T2 - 2010 IEEE Region 10 Conference, TENCON 2010

Y2 - 21 November 2010 through 24 November 2010

ER -