A bus delay reduction technique considering crosstalk

Kei Hirose, Hiroto Yasuura

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

Recently, progress in shrinking CMOS process technology and increasing chip size has made interconnect delay a serious problem in deep micron LSI design. The interconnect delay is maximized by the influence of crosstalk when adjacent wires simultaneously switch in opposite transient directions. This paper proposes an on-chip bus delay reduction technique based on shifting the signal transition timing of adjacent wires. From an equation for the approximate bus delay, delay reduction can be achieved by applying the proposed technique to repeater-inserted on-chip buses. The result of SPICE simulation also shows that at most a 20% reduction of the total bus delay can be achieved.

Original languageEnglish
Pages (from-to)24-31
Number of pages8
JournalElectronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume85
Issue number1
DOIs
Publication statusPublished - Jan 10 2002

Fingerprint

Crosstalk
Wire
Telecommunication repeaters
SPICE
Switches

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{398db95d2bf0491b9beab7f751a9996e,
title = "A bus delay reduction technique considering crosstalk",
abstract = "Recently, progress in shrinking CMOS process technology and increasing chip size has made interconnect delay a serious problem in deep micron LSI design. The interconnect delay is maximized by the influence of crosstalk when adjacent wires simultaneously switch in opposite transient directions. This paper proposes an on-chip bus delay reduction technique based on shifting the signal transition timing of adjacent wires. From an equation for the approximate bus delay, delay reduction can be achieved by applying the proposed technique to repeater-inserted on-chip buses. The result of SPICE simulation also shows that at most a 20{\%} reduction of the total bus delay can be achieved.",
author = "Kei Hirose and Hiroto Yasuura",
year = "2002",
month = "1",
day = "10",
doi = "10.1002/ecjc.1060",
language = "English",
volume = "85",
pages = "24--31",
journal = "Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "1042-0967",
publisher = "John Wiley and Sons Inc.",
number = "1",

}

TY - JOUR

T1 - A bus delay reduction technique considering crosstalk

AU - Hirose, Kei

AU - Yasuura, Hiroto

PY - 2002/1/10

Y1 - 2002/1/10

N2 - Recently, progress in shrinking CMOS process technology and increasing chip size has made interconnect delay a serious problem in deep micron LSI design. The interconnect delay is maximized by the influence of crosstalk when adjacent wires simultaneously switch in opposite transient directions. This paper proposes an on-chip bus delay reduction technique based on shifting the signal transition timing of adjacent wires. From an equation for the approximate bus delay, delay reduction can be achieved by applying the proposed technique to repeater-inserted on-chip buses. The result of SPICE simulation also shows that at most a 20% reduction of the total bus delay can be achieved.

AB - Recently, progress in shrinking CMOS process technology and increasing chip size has made interconnect delay a serious problem in deep micron LSI design. The interconnect delay is maximized by the influence of crosstalk when adjacent wires simultaneously switch in opposite transient directions. This paper proposes an on-chip bus delay reduction technique based on shifting the signal transition timing of adjacent wires. From an equation for the approximate bus delay, delay reduction can be achieved by applying the proposed technique to repeater-inserted on-chip buses. The result of SPICE simulation also shows that at most a 20% reduction of the total bus delay can be achieved.

UR - http://www.scopus.com/inward/record.url?scp=0036138310&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036138310&partnerID=8YFLogxK

U2 - 10.1002/ecjc.1060

DO - 10.1002/ecjc.1060

M3 - Article

AN - SCOPUS:0036138310

VL - 85

SP - 24

EP - 31

JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 1042-0967

IS - 1

ER -