A DC-2.5 GHz high linearity CMOS attenuator in a 0.18μm technology

Ibrahim L. Abdalla, Hongting Jia, Ramesh K. Pokharel

Research output: Contribution to journalConference article

Abstract

A CMOS attenuator with high linearity has been designed and measured in a 0.18-μm CMOS process, to be used for a variable gain amplifier of RF wireless transceiver. The design is based on four cascaded Bridge-T attenuator stages that are consecutively activated to adjust the attenuation level and improve linearity. The design operates in the frequency band of DC-2.5 GHz with 2 - 3.5 dB insertion loss and 14 dB maximum attenuation in the entire frequency range. Measured and simulated results are in good agreement over the frequency band of interest. Measured worst case S11 and S22 are -10 and -8.8 dB, respectively, across the frequency band. The measured 1-dB compression point is +22 dBm at maximum-attenuation.

Original languageEnglish
Pages (from-to)591-597
Number of pages7
JournalProcedia Manufacturing
Volume22
DOIs
Publication statusPublished - Jan 1 2018
Event11th International Conference on Interdisciplinarity in Engineering, INTER-ENG 2017 - Tirgu Mures, Romania
Duration: Oct 5 2017Oct 6 2017

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'A DC-2.5 GHz high linearity CMOS attenuator in a 0.18μm technology'. Together they form a unique fingerprint.

  • Cite this