A DC-2.5GHz voltage variable attenuator in 0.18-μm CMOS technology

I. L. Abdalla; A. Allam; Ramesh Pokharel; Hongting Jia

doi:10.1109/APCCAS.2014.7032792

A DC-2.5GHz voltage variable attenuator in 0.18-μm CMOS technology

I. L. Abdalla, A. Allam, Ramesh Pokharel, Hongting Jia

Department of I&E Visionaries

Research output: Contribution to conference › Paper › peer-review

4 Citations (Scopus)

Abstract

A CMOS variable voltage attenuator(VVA) with wide bandwidth has been designed and fabricated in a 0.18-μm CMOS process. Four bridge-T stages are cascaded to achieve 12 dB of dynamic range attenuation over a frequency range from DC up to 2.5 GHz. Cascaded bridge-T stages can be programmed to achieve the full scale attenuation and ensure good input and output matching. The design operates with 1.5-dB step size and with a maximum input power of -13 dBm in the entire frequency DC-2.5 GHz range. Worst case S₁₁ is -11.5 dB across the frequency band. The design achieves an input third order intercept point (IIP3) of+31 dBm at maximum-attenuation.

Original language	English
Pages	352-355
Number of pages	4
DOIs	https://doi.org/10.1109/APCCAS.2014.7032792
Publication status	Published - Feb 5 2015
Event	2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014 - Ishigaki Island, Okinawa, Japan Duration: Nov 17 2014 → Nov 20 2014

Other

Other	2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014
Country	Japan
City	Ishigaki Island, Okinawa
Period	11/17/14 → 11/20/14

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/APCCAS.2014.7032792

Fingerprint Dive into the research topics of 'A DC-2.5GHz voltage variable attenuator in 0.18-μm CMOS technology'. Together they form a unique fingerprint.

Cite this

@conference{53522e147ece49f1b2ae2f2446caeff0,

title = "A DC-2.5GHz voltage variable attenuator in 0.18-μm CMOS technology",

abstract = "A CMOS variable voltage attenuator(VVA) with wide bandwidth has been designed and fabricated in a 0.18-μm CMOS process. Four bridge-T stages are cascaded to achieve 12 dB of dynamic range attenuation over a frequency range from DC up to 2.5 GHz. Cascaded bridge-T stages can be programmed to achieve the full scale attenuation and ensure good input and output matching. The design operates with 1.5-dB step size and with a maximum input power of -13 dBm in the entire frequency DC-2.5 GHz range. Worst case S11 is -11.5 dB across the frequency band. The design achieves an input third order intercept point (IIP3) of+31 dBm at maximum-attenuation.",

author = "Abdalla, {I. L.} and A. Allam and Ramesh Pokharel and Hongting Jia",

year = "2015",

month = feb,

day = "5",

doi = "10.1109/APCCAS.2014.7032792",

language = "English",

pages = "352--355",

note = "2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014 ; Conference date: 17-11-2014 Through 20-11-2014",

}

TY - CONF

T1 - A DC-2.5GHz voltage variable attenuator in 0.18-μm CMOS technology

AU - Abdalla, I. L.

AU - Allam, A.

AU - Pokharel, Ramesh

AU - Jia, Hongting

PY - 2015/2/5

Y1 - 2015/2/5

N2 - A CMOS variable voltage attenuator(VVA) with wide bandwidth has been designed and fabricated in a 0.18-μm CMOS process. Four bridge-T stages are cascaded to achieve 12 dB of dynamic range attenuation over a frequency range from DC up to 2.5 GHz. Cascaded bridge-T stages can be programmed to achieve the full scale attenuation and ensure good input and output matching. The design operates with 1.5-dB step size and with a maximum input power of -13 dBm in the entire frequency DC-2.5 GHz range. Worst case S11 is -11.5 dB across the frequency band. The design achieves an input third order intercept point (IIP3) of+31 dBm at maximum-attenuation.

AB - A CMOS variable voltage attenuator(VVA) with wide bandwidth has been designed and fabricated in a 0.18-μm CMOS process. Four bridge-T stages are cascaded to achieve 12 dB of dynamic range attenuation over a frequency range from DC up to 2.5 GHz. Cascaded bridge-T stages can be programmed to achieve the full scale attenuation and ensure good input and output matching. The design operates with 1.5-dB step size and with a maximum input power of -13 dBm in the entire frequency DC-2.5 GHz range. Worst case S11 is -11.5 dB across the frequency band. The design achieves an input third order intercept point (IIP3) of+31 dBm at maximum-attenuation.

UR - http://www.scopus.com/inward/record.url?scp=84937920661&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84937920661&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2014.7032792

DO - 10.1109/APCCAS.2014.7032792

M3 - Paper

SP - 352

EP - 355

T2 - 2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014

Y2 - 17 November 2014 through 20 November 2014

ER -