TY - GEN
T1 - A high-efficiency good linearity 21 to 26.5 GHz fully integrated power amplifier using 0.18 μm CMOS technology
AU - Mosalam, H.
AU - Allam, A.
AU - Abdel-Rahman, Adel
AU - Kaho, T.
AU - Jia, H.
AU - Pokharel, Ramesh K.
PY - 2016/7/2
Y1 - 2016/7/2
N2 - This paper presents the design and implementation of a 21- 26.5 GHz broadband, two stages CMOS power amplifier (PA) for quasi-millimeter wave band wireless communication systems. The proposed PA is designed using staggered tuning method [1], which is employed for the first time in quasi-millimeter wave band. Moreover, source and load-pull simulation, in addition to, impedance analysis are employed to optimize the input, output, and inter-stage impedance matching circuits for maximum power added efficiency (PAE) and better linearity. The measurement results on a chip fabricated using 0.18 μm CMOS technology shows a power gain of 10.2 ± 0.8 dB, a maximum PAE and output gain compression point (POut1dB ) of 10.5 dBm and 18 %, respectively, at 24 GHz while consuming 42 mW only. In addition, the PA achieved excellent low measured group delay variations of 75 ± 22 ps.
AB - This paper presents the design and implementation of a 21- 26.5 GHz broadband, two stages CMOS power amplifier (PA) for quasi-millimeter wave band wireless communication systems. The proposed PA is designed using staggered tuning method [1], which is employed for the first time in quasi-millimeter wave band. Moreover, source and load-pull simulation, in addition to, impedance analysis are employed to optimize the input, output, and inter-stage impedance matching circuits for maximum power added efficiency (PAE) and better linearity. The measurement results on a chip fabricated using 0.18 μm CMOS technology shows a power gain of 10.2 ± 0.8 dB, a maximum PAE and output gain compression point (POut1dB ) of 10.5 dBm and 18 %, respectively, at 24 GHz while consuming 42 mW only. In addition, the PA achieved excellent low measured group delay variations of 75 ± 22 ps.
UR - http://www.scopus.com/inward/record.url?scp=85015931736&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85015931736&partnerID=8YFLogxK
U2 - 10.1109/MWSCAS.2016.7870065
DO - 10.1109/MWSCAS.2016.7870065
M3 - Conference contribution
T3 - Midwest Symposium on Circuits and Systems
BT - 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 59th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2016
Y2 - 16 October 2016 through 19 October 2016
ER -