A history-based i-cache for low-energy multimedia applications

Koji Inoue, V. G. Moshnyaga, K. Murakami

Research output: Contribution to conferencePaper

19 Citations (Scopus)

Abstract

This paper proposes a history-based tag-comparison scheme for reducing energy consumption of direct-mapped instruction caches. The proposed cache efficiently exploits program-execution footprints recorded in the Branch Target Buffer (BTB), and attempts to detect and eliminate unnecessary tag checks at run time. Simulation results show that our approach can eliminate up to 95% of tag checks, saving the cache energy by 17%, while affecting the processor performance by only 0.2%.

Original languageEnglish
Pages148-153
Number of pages6
Publication statusPublished - Dec 1 2002
Externally publishedYes
EventProceedings of the 2002 International Symposium on Low Power Electronics and Design - Monterey, CA, United States
Duration: Aug 12 2002Aug 14 2002

Other

OtherProceedings of the 2002 International Symposium on Low Power Electronics and Design
CountryUnited States
CityMonterey, CA
Period8/12/028/14/02

Fingerprint

Energy utilization

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Inoue, K., Moshnyaga, V. G., & Murakami, K. (2002). A history-based i-cache for low-energy multimedia applications. 148-153. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.

A history-based i-cache for low-energy multimedia applications. / Inoue, Koji; Moshnyaga, V. G.; Murakami, K.

2002. 148-153 Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.

Research output: Contribution to conferencePaper

Inoue, K, Moshnyaga, VG & Murakami, K 2002, 'A history-based i-cache for low-energy multimedia applications', Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States, 8/12/02 - 8/14/02 pp. 148-153.
Inoue K, Moshnyaga VG, Murakami K. A history-based i-cache for low-energy multimedia applications. 2002. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.
Inoue, Koji ; Moshnyaga, V. G. ; Murakami, K. / A history-based i-cache for low-energy multimedia applications. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.6 p.
@conference{408d85d1f07f495ebd94961ce04c42c7,
title = "A history-based i-cache for low-energy multimedia applications",
abstract = "This paper proposes a history-based tag-comparison scheme for reducing energy consumption of direct-mapped instruction caches. The proposed cache efficiently exploits program-execution footprints recorded in the Branch Target Buffer (BTB), and attempts to detect and eliminate unnecessary tag checks at run time. Simulation results show that our approach can eliminate up to 95{\%} of tag checks, saving the cache energy by 17{\%}, while affecting the processor performance by only 0.2{\%}.",
author = "Koji Inoue and Moshnyaga, {V. G.} and K. Murakami",
year = "2002",
month = "12",
day = "1",
language = "English",
pages = "148--153",
note = "Proceedings of the 2002 International Symposium on Low Power Electronics and Design ; Conference date: 12-08-2002 Through 14-08-2002",

}

TY - CONF

T1 - A history-based i-cache for low-energy multimedia applications

AU - Inoue, Koji

AU - Moshnyaga, V. G.

AU - Murakami, K.

PY - 2002/12/1

Y1 - 2002/12/1

N2 - This paper proposes a history-based tag-comparison scheme for reducing energy consumption of direct-mapped instruction caches. The proposed cache efficiently exploits program-execution footprints recorded in the Branch Target Buffer (BTB), and attempts to detect and eliminate unnecessary tag checks at run time. Simulation results show that our approach can eliminate up to 95% of tag checks, saving the cache energy by 17%, while affecting the processor performance by only 0.2%.

AB - This paper proposes a history-based tag-comparison scheme for reducing energy consumption of direct-mapped instruction caches. The proposed cache efficiently exploits program-execution footprints recorded in the Branch Target Buffer (BTB), and attempts to detect and eliminate unnecessary tag checks at run time. Simulation results show that our approach can eliminate up to 95% of tag checks, saving the cache energy by 17%, while affecting the processor performance by only 0.2%.

UR - http://www.scopus.com/inward/record.url?scp=0036954214&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036954214&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0036954214

SP - 148

EP - 153

ER -