A low energy set-associative I-cache with extended BTB

Koji Inoue, Vasily G. Moshnyaga, Kazuaki Murakami

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avoiding unnecessary way activation in set-associative caches. The cache records tag-comparison results in an extended BTB, and re-uses them for directly selecting only the hit-way which includes the target instruction. In our simulation, it is observed that the HBTC cache can achieve 62% of energy reduction, with less than 1% performance degradation, compared with a conventional cache.

Original languageEnglish
Article number32
Pages (from-to)187-192
Number of pages6
JournalProceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors
DOIs
Publication statusPublished - Jan 1 2002
Externally publishedYes

Fingerprint

Chemical activation
Degradation

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

A low energy set-associative I-cache with extended BTB. / Inoue, Koji; Moshnyaga, Vasily G.; Murakami, Kazuaki.

In: Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors, 01.01.2002, p. 187-192.

Research output: Contribution to journalArticle

@article{43a1462702724555af609701614bc700,
title = "A low energy set-associative I-cache with extended BTB",
abstract = "This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avoiding unnecessary way activation in set-associative caches. The cache records tag-comparison results in an extended BTB, and re-uses them for directly selecting only the hit-way which includes the target instruction. In our simulation, it is observed that the HBTC cache can achieve 62{\%} of energy reduction, with less than 1{\%} performance degradation, compared with a conventional cache.",
author = "Koji Inoue and Moshnyaga, {Vasily G.} and Kazuaki Murakami",
year = "2002",
month = "1",
day = "1",
doi = "10.1109/ICCD.2002.1106768",
language = "English",
pages = "187--192",
journal = "Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",
issn = "1063-6404",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A low energy set-associative I-cache with extended BTB

AU - Inoue, Koji

AU - Moshnyaga, Vasily G.

AU - Murakami, Kazuaki

PY - 2002/1/1

Y1 - 2002/1/1

N2 - This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avoiding unnecessary way activation in set-associative caches. The cache records tag-comparison results in an extended BTB, and re-uses them for directly selecting only the hit-way which includes the target instruction. In our simulation, it is observed that the HBTC cache can achieve 62% of energy reduction, with less than 1% performance degradation, compared with a conventional cache.

AB - This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avoiding unnecessary way activation in set-associative caches. The cache records tag-comparison results in an extended BTB, and re-uses them for directly selecting only the hit-way which includes the target instruction. In our simulation, it is observed that the HBTC cache can achieve 62% of energy reduction, with less than 1% performance degradation, compared with a conventional cache.

UR - http://www.scopus.com/inward/record.url?scp=0036397186&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036397186&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2002.1106768

DO - 10.1109/ICCD.2002.1106768

M3 - Article

AN - SCOPUS:0036397186

SP - 187

EP - 192

JO - Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

JF - Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

SN - 1063-6404

M1 - 32

ER -