A low-power and GHz-Band LC-DCO directly drives 10mm on-chip clock distribution line in 0.18 μm CMOS

High-speed clock distribution design is becoming increasingly difficult and challenging task due to the huge power consumption and jitter caused by large capacitive loading and multiple repeater stages. This paper proposes a novel low-power, GHz-band bufferless LC-DCO which directly drives 10 mm on-chip clock distribution line for high-speed serial links. The shared LC-tank structure between DCO frequency tuning capacitor and clock distribution line mitigate the frequency sensitivity and makes an energy-efficient, area-saving, high-speed operation possible. The test-chip is implemented under TSMC 0.18 μm, 1-poly, 6-metal CMOS technology and the core area of proposed LC-DCO is only 270 × 280 μm². The full-chip post layout simulation results show 2.54 GHz oscillation frequency, 2.2mA current consumption and phase noise of -123 dBc/Hz at 1MHz offset.