A Low-Power and GHz-Band <i>LC</i>-DCO Directly Drives 10mm On-Chip Clock Distribution Line in 0.18µm CMOS

Masahiro Ichihashi, Haruichi Kanaya

Research output: Contribution to journalArticle

Abstract

<p>High-speed clock distribution design is becoming increasingly difficult and challenging task due to the huge power consumption and jitter caused by large capacitive loading and multiple repeater stages. This paper proposes a novel low-power, GHz-band bufferless <i>LC</i>-DCO which directly drives 10 mm on-chip clock distribution line for high-speed serial links. The shared <i>LC</i>-tank structure between DCO frequency tuning capacitor and clock distribution line mitigate the frequency sensitivity and makes an energy-efficient, area-saving, high-speed operation possible. The test-chip is implemented under TSMC 0.18µm, 1-poly, 6-metal CMOS technology and the core area of proposed <i>LC</i>-DCO is only 270×280µm<sup>2</sup>. The full-chip post layout simulation results show 2.54GHz oscillation frequency, 2.2mA current consumption and phase noise of -123dBc/Hz at 1MHz offset.</p>
Original languageEnglish
Pages (from-to)1907-1914
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume101
Issue number11
DOIs
Publication statusPublished - 2018

Fingerprint Dive into the research topics of 'A Low-Power and GHz-Band <i>LC</i>-DCO Directly Drives 10mm On-Chip Clock Distribution Line in 0.18µm CMOS'. Together they form a unique fingerprint.

  • Cite this