A low-power implementation of arctangent function for communication applications using FPGA

M. Saber, Yutaka Jitsumatsu, T. Kohda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A low power architecture to compute arctangent function which is suitable for broad-band communication applications is presented. This architecture aims to avoid high power consumption and long latency which are the main disadvantages to other methods based on CORDIC algorithm or conventional LUT methods or polynomial approximation. The architecture is implemented using FPGA, computes arctangent function with 3 clock pulses, and it is power dissipation is lower than Cordic algorithm by 80%.

Original languageEnglish
Title of host publicationProceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09
Pages60-63
Number of pages4
DOIs
Publication statusPublished - Dec 1 2009
Event4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09 - Fukuoka, Japan
Duration: Oct 19 2009Oct 23 2009

Publication series

NameProceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09

Other

Other4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09
CountryJapan
CityFukuoka
Period10/19/0910/23/09

Fingerprint

Field programmable gate arrays (FPGA)
cable communication
Polynomial approximation
communication
Communication
Clocks
Energy dissipation
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Signal Processing
  • Electrical and Electronic Engineering
  • Communication

Cite this

Saber, M., Jitsumatsu, Y., & Kohda, T. (2009). A low-power implementation of arctangent function for communication applications using FPGA. In Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09 (pp. 60-63). [5346438] (Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09). https://doi.org/10.1109/IWSDA.2009.5346438

A low-power implementation of arctangent function for communication applications using FPGA. / Saber, M.; Jitsumatsu, Yutaka; Kohda, T.

Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09. 2009. p. 60-63 5346438 (Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Saber, M, Jitsumatsu, Y & Kohda, T 2009, A low-power implementation of arctangent function for communication applications using FPGA. in Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09., 5346438, Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09, pp. 60-63, 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09, Fukuoka, Japan, 10/19/09. https://doi.org/10.1109/IWSDA.2009.5346438
Saber M, Jitsumatsu Y, Kohda T. A low-power implementation of arctangent function for communication applications using FPGA. In Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09. 2009. p. 60-63. 5346438. (Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09). https://doi.org/10.1109/IWSDA.2009.5346438
Saber, M. ; Jitsumatsu, Yutaka ; Kohda, T. / A low-power implementation of arctangent function for communication applications using FPGA. Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09. 2009. pp. 60-63 (Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09).
@inproceedings{791c16ace24d4f119d9560d56d16da8e,
title = "A low-power implementation of arctangent function for communication applications using FPGA",
abstract = "A low power architecture to compute arctangent function which is suitable for broad-band communication applications is presented. This architecture aims to avoid high power consumption and long latency which are the main disadvantages to other methods based on CORDIC algorithm or conventional LUT methods or polynomial approximation. The architecture is implemented using FPGA, computes arctangent function with 3 clock pulses, and it is power dissipation is lower than Cordic algorithm by 80{\%}.",
author = "M. Saber and Yutaka Jitsumatsu and T. Kohda",
year = "2009",
month = "12",
day = "1",
doi = "10.1109/IWSDA.2009.5346438",
language = "English",
isbn = "9781424443802",
series = "Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09",
pages = "60--63",
booktitle = "Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09",

}

TY - GEN

T1 - A low-power implementation of arctangent function for communication applications using FPGA

AU - Saber, M.

AU - Jitsumatsu, Yutaka

AU - Kohda, T.

PY - 2009/12/1

Y1 - 2009/12/1

N2 - A low power architecture to compute arctangent function which is suitable for broad-band communication applications is presented. This architecture aims to avoid high power consumption and long latency which are the main disadvantages to other methods based on CORDIC algorithm or conventional LUT methods or polynomial approximation. The architecture is implemented using FPGA, computes arctangent function with 3 clock pulses, and it is power dissipation is lower than Cordic algorithm by 80%.

AB - A low power architecture to compute arctangent function which is suitable for broad-band communication applications is presented. This architecture aims to avoid high power consumption and long latency which are the main disadvantages to other methods based on CORDIC algorithm or conventional LUT methods or polynomial approximation. The architecture is implemented using FPGA, computes arctangent function with 3 clock pulses, and it is power dissipation is lower than Cordic algorithm by 80%.

UR - http://www.scopus.com/inward/record.url?scp=74549167144&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=74549167144&partnerID=8YFLogxK

U2 - 10.1109/IWSDA.2009.5346438

DO - 10.1109/IWSDA.2009.5346438

M3 - Conference contribution

AN - SCOPUS:74549167144

SN - 9781424443802

T3 - Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09

SP - 60

EP - 63

BT - Proceedings of the 4th International Workshop on Signal Design and Its Applications in Communications, IWSDA'09

ER -