A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter

Kazunori Hasegawa, Ichiro Omura, Shin Ichi Nishizawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

DC-link capacitors in power electronic converters are a major constraint on improvement of power density as well as reliability. Evaluation of the dc-link capacitors in terms of power loss, ageing, and failure rate will play an important role in design stages of the next-generation power converters. This paper proposes a new evaluation circuit for dc-link capacitors used in a high-power three-phase inverter, which is intended for testing power loss, failure rate, ageing, and so on. The evaluation circuit produces a practical ripple current waveform and a dc bias voltage into a capacitor under test, in which the ripple current is equivalent to that generated by the three-phase inverter on the dc link. The evaluation circuit employs a full-scale current-rating and downscaled voltage-rating inverter for producing the ripple current, so that the power rating of the evaluation circuit is much smaller than that of a full-scale current rating and full-scale voltage rating inverter.

Original languageEnglish
Title of host publication2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages3032-3037
Number of pages6
ISBN (Electronic)9781467383936
DOIs
Publication statusPublished - May 10 2016
Externally publishedYes
Event31st Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2016 - Long Beach, United States
Duration: Mar 20 2016Mar 24 2016

Publication series

NameConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Volume2016-May

Other

Other31st Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2016
CountryUnited States
CityLong Beach
Period3/20/163/24/16

Fingerprint

Capacitors
Networks (circuits)
Electric potential
Aging of materials
Power converters
Bias voltage
Power electronics
Testing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Hasegawa, K., Omura, I., & Nishizawa, S. I. (2016). A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter. In 2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016 (pp. 3032-3037). [7468295] (Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC; Vol. 2016-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APEC.2016.7468295

A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter. / Hasegawa, Kazunori; Omura, Ichiro; Nishizawa, Shin Ichi.

2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 3032-3037 7468295 (Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC; Vol. 2016-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hasegawa, K, Omura, I & Nishizawa, SI 2016, A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter. in 2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016., 7468295, Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, vol. 2016-May, Institute of Electrical and Electronics Engineers Inc., pp. 3032-3037, 31st Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2016, Long Beach, United States, 3/20/16. https://doi.org/10.1109/APEC.2016.7468295
Hasegawa K, Omura I, Nishizawa SI. A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter. In 2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 3032-3037. 7468295. (Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC). https://doi.org/10.1109/APEC.2016.7468295
Hasegawa, Kazunori ; Omura, Ichiro ; Nishizawa, Shin Ichi. / A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter. 2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 3032-3037 (Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC).
@inproceedings{f0e75c8c5a394e4984ea42c3ebdc879f,
title = "A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter",
abstract = "DC-link capacitors in power electronic converters are a major constraint on improvement of power density as well as reliability. Evaluation of the dc-link capacitors in terms of power loss, ageing, and failure rate will play an important role in design stages of the next-generation power converters. This paper proposes a new evaluation circuit for dc-link capacitors used in a high-power three-phase inverter, which is intended for testing power loss, failure rate, ageing, and so on. The evaluation circuit produces a practical ripple current waveform and a dc bias voltage into a capacitor under test, in which the ripple current is equivalent to that generated by the three-phase inverter on the dc link. The evaluation circuit employs a full-scale current-rating and downscaled voltage-rating inverter for producing the ripple current, so that the power rating of the evaluation circuit is much smaller than that of a full-scale current rating and full-scale voltage rating inverter.",
author = "Kazunori Hasegawa and Ichiro Omura and Nishizawa, {Shin Ichi}",
year = "2016",
month = "5",
day = "10",
doi = "10.1109/APEC.2016.7468295",
language = "English",
series = "Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "3032--3037",
booktitle = "2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016",
address = "United States",

}

TY - GEN

T1 - A new evaluation circuit with a low-voltage inverter intended for capacitors used in a high-power three-phase inverter

AU - Hasegawa, Kazunori

AU - Omura, Ichiro

AU - Nishizawa, Shin Ichi

PY - 2016/5/10

Y1 - 2016/5/10

N2 - DC-link capacitors in power electronic converters are a major constraint on improvement of power density as well as reliability. Evaluation of the dc-link capacitors in terms of power loss, ageing, and failure rate will play an important role in design stages of the next-generation power converters. This paper proposes a new evaluation circuit for dc-link capacitors used in a high-power three-phase inverter, which is intended for testing power loss, failure rate, ageing, and so on. The evaluation circuit produces a practical ripple current waveform and a dc bias voltage into a capacitor under test, in which the ripple current is equivalent to that generated by the three-phase inverter on the dc link. The evaluation circuit employs a full-scale current-rating and downscaled voltage-rating inverter for producing the ripple current, so that the power rating of the evaluation circuit is much smaller than that of a full-scale current rating and full-scale voltage rating inverter.

AB - DC-link capacitors in power electronic converters are a major constraint on improvement of power density as well as reliability. Evaluation of the dc-link capacitors in terms of power loss, ageing, and failure rate will play an important role in design stages of the next-generation power converters. This paper proposes a new evaluation circuit for dc-link capacitors used in a high-power three-phase inverter, which is intended for testing power loss, failure rate, ageing, and so on. The evaluation circuit produces a practical ripple current waveform and a dc bias voltage into a capacitor under test, in which the ripple current is equivalent to that generated by the three-phase inverter on the dc link. The evaluation circuit employs a full-scale current-rating and downscaled voltage-rating inverter for producing the ripple current, so that the power rating of the evaluation circuit is much smaller than that of a full-scale current rating and full-scale voltage rating inverter.

UR - http://www.scopus.com/inward/record.url?scp=84973622031&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84973622031&partnerID=8YFLogxK

U2 - 10.1109/APEC.2016.7468295

DO - 10.1109/APEC.2016.7468295

M3 - Conference contribution

AN - SCOPUS:84973622031

T3 - Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

SP - 3032

EP - 3037

BT - 2016 IEEE Applied Power Electronics Conference and Exposition, APEC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -