A new VLSI algorithm for high throughput image filtering

Farhad Fuad Islam, Hiroto Yasuura, Keikichi Tamaru

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new algorithm for multiplication-accumulation process, suitable for high throughput image filtering operation, is proposed. This algorithm exploits a-priori knowledge of filter masks. Note that, in the past, such a-priori knowledge have often been utilized for avoiding multiplications of pixels by zero elements present in a filter mask. However, the algorithm proposed in this work exploits a-priori knowledge of not only the zero elements of a filter mask, but also that of the zero-bit positions in each of its non-zero elements as well. This results in a throughput [=l/(Time interval between two output filtered pixels)] which is higher than other usual algorithms for multiplication accumulation used in image filtering. The VLSI architecture realizing the new algorithm is also proposed. Experimental result is provided considering a 5 × 5 filter mask. The result indicates 49% reduction in computation time while filtering a 512×512 pixel picture frame. This reduction is achieved without any additional requirement of VLSI layout area for logic gates.

Original languageEnglish
Title of host publication1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2441-2444
Number of pages4
ISBN (Electronic)0780305930
DOIs
Publication statusPublished - Jan 1 1992
Event1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 - San Diego, United States
Duration: May 10 1992May 13 1992

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume5
ISSN (Print)0271-4310

Conference

Conference1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
CountryUnited States
CitySan Diego
Period5/10/925/13/92

Fingerprint

Throughput
Masks
Pixels
Logic gates

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Islam, F. F., Yasuura, H., & Tamaru, K. (1992). A new VLSI algorithm for high throughput image filtering. In 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 (pp. 2441-2444). [230523] (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 5). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.1992.230523

A new VLSI algorithm for high throughput image filtering. / Islam, Farhad Fuad; Yasuura, Hiroto; Tamaru, Keikichi.

1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. p. 2441-2444 230523 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 5).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Islam, FF, Yasuura, H & Tamaru, K 1992, A new VLSI algorithm for high throughput image filtering. in 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992., 230523, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 5, Institute of Electrical and Electronics Engineers Inc., pp. 2441-2444, 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992, San Diego, United States, 5/10/92. https://doi.org/10.1109/ISCAS.1992.230523
Islam FF, Yasuura H, Tamaru K. A new VLSI algorithm for high throughput image filtering. In 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc. 1992. p. 2441-2444. 230523. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.1992.230523
Islam, Farhad Fuad ; Yasuura, Hiroto ; Tamaru, Keikichi. / A new VLSI algorithm for high throughput image filtering. 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. pp. 2441-2444 (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{dc41f8435bb143cdadc07bb8916e4723,
title = "A new VLSI algorithm for high throughput image filtering",
abstract = "A new algorithm for multiplication-accumulation process, suitable for high throughput image filtering operation, is proposed. This algorithm exploits a-priori knowledge of filter masks. Note that, in the past, such a-priori knowledge have often been utilized for avoiding multiplications of pixels by zero elements present in a filter mask. However, the algorithm proposed in this work exploits a-priori knowledge of not only the zero elements of a filter mask, but also that of the zero-bit positions in each of its non-zero elements as well. This results in a throughput [=l/(Time interval between two output filtered pixels)] which is higher than other usual algorithms for multiplication accumulation used in image filtering. The VLSI architecture realizing the new algorithm is also proposed. Experimental result is provided considering a 5 × 5 filter mask. The result indicates 49{\%} reduction in computation time while filtering a 512×512 pixel picture frame. This reduction is achieved without any additional requirement of VLSI layout area for logic gates.",
author = "Islam, {Farhad Fuad} and Hiroto Yasuura and Keikichi Tamaru",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/ISCAS.1992.230523",
language = "English",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "2441--2444",
booktitle = "1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992",
address = "United States",

}

TY - GEN

T1 - A new VLSI algorithm for high throughput image filtering

AU - Islam, Farhad Fuad

AU - Yasuura, Hiroto

AU - Tamaru, Keikichi

PY - 1992/1/1

Y1 - 1992/1/1

N2 - A new algorithm for multiplication-accumulation process, suitable for high throughput image filtering operation, is proposed. This algorithm exploits a-priori knowledge of filter masks. Note that, in the past, such a-priori knowledge have often been utilized for avoiding multiplications of pixels by zero elements present in a filter mask. However, the algorithm proposed in this work exploits a-priori knowledge of not only the zero elements of a filter mask, but also that of the zero-bit positions in each of its non-zero elements as well. This results in a throughput [=l/(Time interval between two output filtered pixels)] which is higher than other usual algorithms for multiplication accumulation used in image filtering. The VLSI architecture realizing the new algorithm is also proposed. Experimental result is provided considering a 5 × 5 filter mask. The result indicates 49% reduction in computation time while filtering a 512×512 pixel picture frame. This reduction is achieved without any additional requirement of VLSI layout area for logic gates.

AB - A new algorithm for multiplication-accumulation process, suitable for high throughput image filtering operation, is proposed. This algorithm exploits a-priori knowledge of filter masks. Note that, in the past, such a-priori knowledge have often been utilized for avoiding multiplications of pixels by zero elements present in a filter mask. However, the algorithm proposed in this work exploits a-priori knowledge of not only the zero elements of a filter mask, but also that of the zero-bit positions in each of its non-zero elements as well. This results in a throughput [=l/(Time interval between two output filtered pixels)] which is higher than other usual algorithms for multiplication accumulation used in image filtering. The VLSI architecture realizing the new algorithm is also proposed. Experimental result is provided considering a 5 × 5 filter mask. The result indicates 49% reduction in computation time while filtering a 512×512 pixel picture frame. This reduction is achieved without any additional requirement of VLSI layout area for logic gates.

UR - http://www.scopus.com/inward/record.url?scp=85067257375&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067257375&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.1992.230523

DO - 10.1109/ISCAS.1992.230523

M3 - Conference contribution

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 2441

EP - 2444

BT - 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992

PB - Institute of Electrical and Electronics Engineers Inc.

ER -