A replacement strategy for canary Flip-Flops

Yuji Kunitake, Toshinori Sato, Hiroto Yasuura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

The deep submicron semiconductor technologies increase parameter variations. The increase in parameter variations requires excessive design margin that has serious impact on performance and power consumption. In order to eliminate the excessive design margin, we are investigating canary Flip-Flop (FF). Canary FF requires additional circuits consisting of an FF and a comparator. Thus, it suffers large area overhead. In order to reduce the area overhead, this paper proposes a selective replacement method for canary FF and evaluates it. In the case of Renesas's M32R processor, the area overhead of 2% is achieved.

Original languageEnglish
Title of host publicationProceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010
Pages227-228
Number of pages2
DOIs
Publication statusPublished - 2010
Event16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010 - Tokyo, Japan
Duration: Dec 13 2010Dec 15 2010

Other

Other16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010
CountryJapan
CityTokyo
Period12/13/1012/15/10

Fingerprint

Flip flop circuits
Electric power utilization
Semiconductor materials
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Computational Theory and Mathematics

Cite this

Kunitake, Y., Sato, T., & Yasuura, H. (2010). A replacement strategy for canary Flip-Flops. In Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010 (pp. 227-228). [5703250] https://doi.org/10.1109/PRDC.2010.46

A replacement strategy for canary Flip-Flops. / Kunitake, Yuji; Sato, Toshinori; Yasuura, Hiroto.

Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010. 2010. p. 227-228 5703250.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kunitake, Y, Sato, T & Yasuura, H 2010, A replacement strategy for canary Flip-Flops. in Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010., 5703250, pp. 227-228, 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010, Tokyo, Japan, 12/13/10. https://doi.org/10.1109/PRDC.2010.46
Kunitake Y, Sato T, Yasuura H. A replacement strategy for canary Flip-Flops. In Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010. 2010. p. 227-228. 5703250 https://doi.org/10.1109/PRDC.2010.46
Kunitake, Yuji ; Sato, Toshinori ; Yasuura, Hiroto. / A replacement strategy for canary Flip-Flops. Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010. 2010. pp. 227-228
@inproceedings{c18b9eb773084783b7a97fc1a0850147,
title = "A replacement strategy for canary Flip-Flops",
abstract = "The deep submicron semiconductor technologies increase parameter variations. The increase in parameter variations requires excessive design margin that has serious impact on performance and power consumption. In order to eliminate the excessive design margin, we are investigating canary Flip-Flop (FF). Canary FF requires additional circuits consisting of an FF and a comparator. Thus, it suffers large area overhead. In order to reduce the area overhead, this paper proposes a selective replacement method for canary FF and evaluates it. In the case of Renesas's M32R processor, the area overhead of 2{\%} is achieved.",
author = "Yuji Kunitake and Toshinori Sato and Hiroto Yasuura",
year = "2010",
doi = "10.1109/PRDC.2010.46",
language = "English",
isbn = "9780769542898",
pages = "227--228",
booktitle = "Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010",

}

TY - GEN

T1 - A replacement strategy for canary Flip-Flops

AU - Kunitake, Yuji

AU - Sato, Toshinori

AU - Yasuura, Hiroto

PY - 2010

Y1 - 2010

N2 - The deep submicron semiconductor technologies increase parameter variations. The increase in parameter variations requires excessive design margin that has serious impact on performance and power consumption. In order to eliminate the excessive design margin, we are investigating canary Flip-Flop (FF). Canary FF requires additional circuits consisting of an FF and a comparator. Thus, it suffers large area overhead. In order to reduce the area overhead, this paper proposes a selective replacement method for canary FF and evaluates it. In the case of Renesas's M32R processor, the area overhead of 2% is achieved.

AB - The deep submicron semiconductor technologies increase parameter variations. The increase in parameter variations requires excessive design margin that has serious impact on performance and power consumption. In order to eliminate the excessive design margin, we are investigating canary Flip-Flop (FF). Canary FF requires additional circuits consisting of an FF and a comparator. Thus, it suffers large area overhead. In order to reduce the area overhead, this paper proposes a selective replacement method for canary FF and evaluates it. In the case of Renesas's M32R processor, the area overhead of 2% is achieved.

UR - http://www.scopus.com/inward/record.url?scp=79951820640&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951820640&partnerID=8YFLogxK

U2 - 10.1109/PRDC.2010.46

DO - 10.1109/PRDC.2010.46

M3 - Conference contribution

SN - 9780769542898

SP - 227

EP - 228

BT - Proceedings - 16th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2010

ER -