A small die area and high linearity 10-bit capacitive three-level DAC

Keigo Oshiro, Daisuke Kanemoto, Haruichi Kanaya, Ramesh Pokharel, Keiji Yoshida

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A 10-bit capacitive three-level digital-to-analog converter (TLDAC) is provided to reduce differential non-linearity (DNL) and integral non-linearity (INL) caused by capacitive mismatch. The simulation results of binary-weighted TLDAC show 50 % reduction in DNL and INL compared to conventional binary-weighted DAC. Furthermore an additional reference voltage source has been reduced due to the advantages of differential circuit. The proposed 10-bit differential TLDAC was implemented in 0.18 μm CMOS process and its total area is 0.081 mm2.

Original languageEnglish
Title of host publication2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
Pages164-167
Number of pages4
DOIs
Publication statusPublished - 2012
Event2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung, Taiwan, Province of China
Duration: Dec 2 2012Dec 5 2012

Other

Other2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
CountryTaiwan, Province of China
CityKaohsiung
Period12/2/1212/5/12

Fingerprint

Digital to analog conversion
Networks (circuits)
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Oshiro, K., Kanemoto, D., Kanaya, H., Pokharel, R., & Yoshida, K. (2012). A small die area and high linearity 10-bit capacitive three-level DAC. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 (pp. 164-167). [6418997] https://doi.org/10.1109/APCCAS.2012.6418997

A small die area and high linearity 10-bit capacitive three-level DAC. / Oshiro, Keigo; Kanemoto, Daisuke; Kanaya, Haruichi; Pokharel, Ramesh; Yoshida, Keiji.

2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 164-167 6418997.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Oshiro, K, Kanemoto, D, Kanaya, H, Pokharel, R & Yoshida, K 2012, A small die area and high linearity 10-bit capacitive three-level DAC. in 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012., 6418997, pp. 164-167, 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, Taiwan, Province of China, 12/2/12. https://doi.org/10.1109/APCCAS.2012.6418997
Oshiro K, Kanemoto D, Kanaya H, Pokharel R, Yoshida K. A small die area and high linearity 10-bit capacitive three-level DAC. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 164-167. 6418997 https://doi.org/10.1109/APCCAS.2012.6418997
Oshiro, Keigo ; Kanemoto, Daisuke ; Kanaya, Haruichi ; Pokharel, Ramesh ; Yoshida, Keiji. / A small die area and high linearity 10-bit capacitive three-level DAC. 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. pp. 164-167
@inproceedings{b90ac5a6e8a240e39c9c1d1545702d24,
title = "A small die area and high linearity 10-bit capacitive three-level DAC",
abstract = "A 10-bit capacitive three-level digital-to-analog converter (TLDAC) is provided to reduce differential non-linearity (DNL) and integral non-linearity (INL) caused by capacitive mismatch. The simulation results of binary-weighted TLDAC show 50 {\%} reduction in DNL and INL compared to conventional binary-weighted DAC. Furthermore an additional reference voltage source has been reduced due to the advantages of differential circuit. The proposed 10-bit differential TLDAC was implemented in 0.18 μm CMOS process and its total area is 0.081 mm2.",
author = "Keigo Oshiro and Daisuke Kanemoto and Haruichi Kanaya and Ramesh Pokharel and Keiji Yoshida",
year = "2012",
doi = "10.1109/APCCAS.2012.6418997",
language = "English",
isbn = "9781457717291",
pages = "164--167",
booktitle = "2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012",

}

TY - GEN

T1 - A small die area and high linearity 10-bit capacitive three-level DAC

AU - Oshiro, Keigo

AU - Kanemoto, Daisuke

AU - Kanaya, Haruichi

AU - Pokharel, Ramesh

AU - Yoshida, Keiji

PY - 2012

Y1 - 2012

N2 - A 10-bit capacitive three-level digital-to-analog converter (TLDAC) is provided to reduce differential non-linearity (DNL) and integral non-linearity (INL) caused by capacitive mismatch. The simulation results of binary-weighted TLDAC show 50 % reduction in DNL and INL compared to conventional binary-weighted DAC. Furthermore an additional reference voltage source has been reduced due to the advantages of differential circuit. The proposed 10-bit differential TLDAC was implemented in 0.18 μm CMOS process and its total area is 0.081 mm2.

AB - A 10-bit capacitive three-level digital-to-analog converter (TLDAC) is provided to reduce differential non-linearity (DNL) and integral non-linearity (INL) caused by capacitive mismatch. The simulation results of binary-weighted TLDAC show 50 % reduction in DNL and INL compared to conventional binary-weighted DAC. Furthermore an additional reference voltage source has been reduced due to the advantages of differential circuit. The proposed 10-bit differential TLDAC was implemented in 0.18 μm CMOS process and its total area is 0.081 mm2.

UR - http://www.scopus.com/inward/record.url?scp=84874174295&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874174295&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2012.6418997

DO - 10.1109/APCCAS.2012.6418997

M3 - Conference contribution

SN - 9781457717291

SP - 164

EP - 167

BT - 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012

ER -