A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack

Farhad Mehdipour, Krishna Chaitanya Nunna, Lovic Gauthier, Inoue Koji, Kazuaki Murakami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Thermal management is one of the main concerns in three-dimensional integration due to difficulty of dissipating heat through the stack of the integrated circuit. In a 3D stack involving a data-path accelerator, a base processor and memory components, peak temperature reduction is targeted in this paper. A mapping algorithm has been devised in order to distribute operations of data flow graphs evenly over the processing elements of the target accelerator in two steps involving thermal-aware partitioning of input data flow graphs, and thermal-aware mapping of the partitions onto the processing elements. The efficiency of the proposed technique in reducing peak temperature is demonstrated throughout the experiments.

Original languageEnglish
Title of host publication2011 IEEE International 3D Systems Integration Conference, 3DIC 2011
DOIs
Publication statusPublished - Dec 1 2011
Event2011 IEEE International 3D Systems Integration Conference, 3DIC 2011 - Osaka, Japan
Duration: Jan 31 2012Feb 2 2012

Publication series

Name2011 IEEE International 3D Systems Integration Conference, 3DIC 2011

Other

Other2011 IEEE International 3D Systems Integration Conference, 3DIC 2011
CountryJapan
CityOsaka
Period1/31/122/2/12

Fingerprint

Data flow graphs
Particle accelerators
Processing
Temperature control
Temperature
Integrated circuits
Data storage equipment
Hot Temperature
Experiments

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering

Cite this

Mehdipour, F., Nunna, K. C., Gauthier, L., Koji, I., & Murakami, K. (2011). A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack. In 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011 [6263034] (2011 IEEE International 3D Systems Integration Conference, 3DIC 2011). https://doi.org/10.1109/3DIC.2012.6263034

A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack. / Mehdipour, Farhad; Nunna, Krishna Chaitanya; Gauthier, Lovic; Koji, Inoue; Murakami, Kazuaki.

2011 IEEE International 3D Systems Integration Conference, 3DIC 2011. 2011. 6263034 (2011 IEEE International 3D Systems Integration Conference, 3DIC 2011).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mehdipour, F, Nunna, KC, Gauthier, L, Koji, I & Murakami, K 2011, A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack. in 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011., 6263034, 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011, 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011, Osaka, Japan, 1/31/12. https://doi.org/10.1109/3DIC.2012.6263034
Mehdipour F, Nunna KC, Gauthier L, Koji I, Murakami K. A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack. In 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011. 2011. 6263034. (2011 IEEE International 3D Systems Integration Conference, 3DIC 2011). https://doi.org/10.1109/3DIC.2012.6263034
Mehdipour, Farhad ; Nunna, Krishna Chaitanya ; Gauthier, Lovic ; Koji, Inoue ; Murakami, Kazuaki. / A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack. 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011. 2011. (2011 IEEE International 3D Systems Integration Conference, 3DIC 2011).
@inproceedings{365bbf8400fe42aba1bce2effea6eac1,
title = "A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack",
abstract = "Thermal management is one of the main concerns in three-dimensional integration due to difficulty of dissipating heat through the stack of the integrated circuit. In a 3D stack involving a data-path accelerator, a base processor and memory components, peak temperature reduction is targeted in this paper. A mapping algorithm has been devised in order to distribute operations of data flow graphs evenly over the processing elements of the target accelerator in two steps involving thermal-aware partitioning of input data flow graphs, and thermal-aware mapping of the partitions onto the processing elements. The efficiency of the proposed technique in reducing peak temperature is demonstrated throughout the experiments.",
author = "Farhad Mehdipour and Nunna, {Krishna Chaitanya} and Lovic Gauthier and Inoue Koji and Kazuaki Murakami",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/3DIC.2012.6263034",
language = "English",
isbn = "9781467321891",
series = "2011 IEEE International 3D Systems Integration Conference, 3DIC 2011",
booktitle = "2011 IEEE International 3D Systems Integration Conference, 3DIC 2011",

}

TY - GEN

T1 - A thermal-aware mapping algorithm for reducing peak temperature of an accelerator deployed in a 3D stack

AU - Mehdipour, Farhad

AU - Nunna, Krishna Chaitanya

AU - Gauthier, Lovic

AU - Koji, Inoue

AU - Murakami, Kazuaki

PY - 2011/12/1

Y1 - 2011/12/1

N2 - Thermal management is one of the main concerns in three-dimensional integration due to difficulty of dissipating heat through the stack of the integrated circuit. In a 3D stack involving a data-path accelerator, a base processor and memory components, peak temperature reduction is targeted in this paper. A mapping algorithm has been devised in order to distribute operations of data flow graphs evenly over the processing elements of the target accelerator in two steps involving thermal-aware partitioning of input data flow graphs, and thermal-aware mapping of the partitions onto the processing elements. The efficiency of the proposed technique in reducing peak temperature is demonstrated throughout the experiments.

AB - Thermal management is one of the main concerns in three-dimensional integration due to difficulty of dissipating heat through the stack of the integrated circuit. In a 3D stack involving a data-path accelerator, a base processor and memory components, peak temperature reduction is targeted in this paper. A mapping algorithm has been devised in order to distribute operations of data flow graphs evenly over the processing elements of the target accelerator in two steps involving thermal-aware partitioning of input data flow graphs, and thermal-aware mapping of the partitions onto the processing elements. The efficiency of the proposed technique in reducing peak temperature is demonstrated throughout the experiments.

UR - http://www.scopus.com/inward/record.url?scp=84866846587&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866846587&partnerID=8YFLogxK

U2 - 10.1109/3DIC.2012.6263034

DO - 10.1109/3DIC.2012.6263034

M3 - Conference contribution

SN - 9781467321891

T3 - 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011

BT - 2011 IEEE International 3D Systems Integration Conference, 3DIC 2011

ER -