A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications

Daisuke Kanemoto; Keigo Oshiro; Keiji Yoshida; Haruichi Kanaya

doi:10.1109/ASPDAC.2015.7058973

A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications

Daisuke Kanemoto, Keigo Oshiro, Keiji Yoshida, Haruichi Kanaya

Integrated Electronic Systems

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This document summarizes, for the university design contest, a chip design of a low power dissipation and small die area 10-bit capacitive digital-to-analog converter (DAC) in a 0.18 μm CMOS process. Power dissipation of this chip is 350 μW including the output buffers. The die area is 0.081mm².

Original language	English
Title of host publication	20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	34-35
Number of pages	2
ISBN (Electronic)	9781479977925
DOIs	https://doi.org/10.1109/ASPDAC.2015.7058973
Publication status	Published - Mar 11 2015
Event	2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015 - Chiba, Japan Duration: Jan 19 2015 → Jan 22 2015

Publication series

Name	20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Other

Other	2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
Country	Japan
City	Chiba
Period	1/19/15 → 1/22/15

All Science Journal Classification (ASJC) codes

Computer Science Applications
Electrical and Electronic Engineering
Control and Systems Engineering
Modelling and Simulation

Access to Document

10.1109/ASPDAC.2015.7058973

Fingerprint Dive into the research topics of 'A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications'. Together they form a unique fingerprint.

Cite this

Kanemoto, D., Oshiro, K., Yoshida, K., & Kanaya, H. (2015). A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications. In 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015 (pp. 34-35). [7058973] (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2015.7058973

A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications. / Kanemoto, Daisuke; Oshiro, Keigo; Yoshida, Keiji; Kanaya, Haruichi.

20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 34-35 7058973 (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kanemoto, D, Oshiro, K, Yoshida, K & Kanaya, H 2015, A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications. in 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015., 7058973, 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015, Institute of Electrical and Electronics Engineers Inc., pp. 34-35, 2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015, Chiba, Japan, 1/19/15. https://doi.org/10.1109/ASPDAC.2015.7058973

Kanemoto D, Oshiro K, Yoshida K, Kanaya H. A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications. In 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 34-35. 7058973. (20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015). https://doi.org/10.1109/ASPDAC.2015.7058973

@inproceedings{c021dc3785eb489c8e60b7c7b87c731a,

title = "A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications",

abstract = "This document summarizes, for the university design contest, a chip design of a low power dissipation and small die area 10-bit capacitive digital-to-analog converter (DAC) in a 0.18 μm CMOS process. Power dissipation of this chip is 350 μW including the output buffers. The die area is 0.081mm2.",

author = "Daisuke Kanemoto and Keigo Oshiro and Keiji Yoshida and Haruichi Kanaya",

year = "2015",

month = mar,

day = "11",

doi = "10.1109/ASPDAC.2015.7058973",

language = "English",

series = "20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "34--35",

booktitle = "20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",

address = "United States",

note = "2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015 ; Conference date: 19-01-2015 Through 22-01-2015",

}

TY - GEN

T1 - A tri-level 50MS/s 10-bit capacitive-DAC for Bluetooth applications

AU - Kanemoto, Daisuke

AU - Oshiro, Keigo

AU - Yoshida, Keiji

AU - Kanaya, Haruichi

PY - 2015/3/11

Y1 - 2015/3/11

N2 - This document summarizes, for the university design contest, a chip design of a low power dissipation and small die area 10-bit capacitive digital-to-analog converter (DAC) in a 0.18 μm CMOS process. Power dissipation of this chip is 350 μW including the output buffers. The die area is 0.081mm2.

AB - This document summarizes, for the university design contest, a chip design of a low power dissipation and small die area 10-bit capacitive digital-to-analog converter (DAC) in a 0.18 μm CMOS process. Power dissipation of this chip is 350 μW including the output buffers. The die area is 0.081mm2.

UR - http://www.scopus.com/inward/record.url?scp=84926452899&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84926452899&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2015.7058973

DO - 10.1109/ASPDAC.2015.7058973

M3 - Conference contribution

AN - SCOPUS:84926452899

T3 - 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

SP - 34

EP - 35

BT - 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Y2 - 19 January 2015 through 22 January 2015

ER -