A wide tuning range CMOS quadrature ring oscillator with improved FoM for inductorless reconfigurable PLL

Ramesh Pokharel, Shashank Lingala, Awinash Anand, Prapto Nugroho, Abhishek Tomar, Haruichi Kanaya, Keiji Yoshida

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper presents the design and implementation of a quadrature voltage-controlled ring oscillator with the improved figure of merit (FOM) using the four single-ended inverter topology. Furthermore, a new architecture to prevent the latch-up in even number of stages composed of single-ended ring inverters is proposed. The design is implemented in 0.18 μm CMOS technology and the measurement results show a FOM of -163.8 dBc/Hz with the phase noise of -125.8 dBc/Hz at 4MHz offset from the carrier frequency of 3.4 GHz. It exhibits a frequency tuning range from 1.23 GHz to 4.17 GHz with coarse and fine frequency tuning sensitivity of 1.08 MHz/mV and 120 kHz/mV, respectively.

Original languageEnglish
Pages (from-to)1524-1532
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE94-C
Issue number10
DOIs
Publication statusPublished - Oct 2011

Fingerprint

Phase locked loops
Tuning
Phase noise
Topology
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

A wide tuning range CMOS quadrature ring oscillator with improved FoM for inductorless reconfigurable PLL. / Pokharel, Ramesh; Lingala, Shashank; Anand, Awinash; Nugroho, Prapto; Tomar, Abhishek; Kanaya, Haruichi; Yoshida, Keiji.

In: IEICE Transactions on Electronics, Vol. E94-C, No. 10, 10.2011, p. 1524-1532.

Research output: Contribution to journalArticle

Pokharel, Ramesh ; Lingala, Shashank ; Anand, Awinash ; Nugroho, Prapto ; Tomar, Abhishek ; Kanaya, Haruichi ; Yoshida, Keiji. / A wide tuning range CMOS quadrature ring oscillator with improved FoM for inductorless reconfigurable PLL. In: IEICE Transactions on Electronics. 2011 ; Vol. E94-C, No. 10. pp. 1524-1532.
@article{6b553d42f16049b8aff5fbb1e6ab8f35,
title = "A wide tuning range CMOS quadrature ring oscillator with improved FoM for inductorless reconfigurable PLL",
abstract = "This paper presents the design and implementation of a quadrature voltage-controlled ring oscillator with the improved figure of merit (FOM) using the four single-ended inverter topology. Furthermore, a new architecture to prevent the latch-up in even number of stages composed of single-ended ring inverters is proposed. The design is implemented in 0.18 μm CMOS technology and the measurement results show a FOM of -163.8 dBc/Hz with the phase noise of -125.8 dBc/Hz at 4MHz offset from the carrier frequency of 3.4 GHz. It exhibits a frequency tuning range from 1.23 GHz to 4.17 GHz with coarse and fine frequency tuning sensitivity of 1.08 MHz/mV and 120 kHz/mV, respectively.",
author = "Ramesh Pokharel and Shashank Lingala and Awinash Anand and Prapto Nugroho and Abhishek Tomar and Haruichi Kanaya and Keiji Yoshida",
year = "2011",
month = "10",
doi = "10.1587/transele.E94.C.1524",
language = "English",
volume = "E94-C",
pages = "1524--1532",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "10",

}

TY - JOUR

T1 - A wide tuning range CMOS quadrature ring oscillator with improved FoM for inductorless reconfigurable PLL

AU - Pokharel, Ramesh

AU - Lingala, Shashank

AU - Anand, Awinash

AU - Nugroho, Prapto

AU - Tomar, Abhishek

AU - Kanaya, Haruichi

AU - Yoshida, Keiji

PY - 2011/10

Y1 - 2011/10

N2 - This paper presents the design and implementation of a quadrature voltage-controlled ring oscillator with the improved figure of merit (FOM) using the four single-ended inverter topology. Furthermore, a new architecture to prevent the latch-up in even number of stages composed of single-ended ring inverters is proposed. The design is implemented in 0.18 μm CMOS technology and the measurement results show a FOM of -163.8 dBc/Hz with the phase noise of -125.8 dBc/Hz at 4MHz offset from the carrier frequency of 3.4 GHz. It exhibits a frequency tuning range from 1.23 GHz to 4.17 GHz with coarse and fine frequency tuning sensitivity of 1.08 MHz/mV and 120 kHz/mV, respectively.

AB - This paper presents the design and implementation of a quadrature voltage-controlled ring oscillator with the improved figure of merit (FOM) using the four single-ended inverter topology. Furthermore, a new architecture to prevent the latch-up in even number of stages composed of single-ended ring inverters is proposed. The design is implemented in 0.18 μm CMOS technology and the measurement results show a FOM of -163.8 dBc/Hz with the phase noise of -125.8 dBc/Hz at 4MHz offset from the carrier frequency of 3.4 GHz. It exhibits a frequency tuning range from 1.23 GHz to 4.17 GHz with coarse and fine frequency tuning sensitivity of 1.08 MHz/mV and 120 kHz/mV, respectively.

UR - http://www.scopus.com/inward/record.url?scp=80053409746&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80053409746&partnerID=8YFLogxK

U2 - 10.1587/transele.E94.C.1524

DO - 10.1587/transele.E94.C.1524

M3 - Article

AN - SCOPUS:80053409746

VL - E94-C

SP - 1524

EP - 1532

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 10

ER -