ALU-array based reconfigurable accelerator for energy efficient executions

Inoue Koji, Hamid Noori, Farhad Mehdipour, Takaaki Hanada, Kazuaki Murakami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper introduces an energy efficient acceleration technique for embedded microprocessors. By means of supporting an ALU-array based coarse-grain reconfigurable functional unit, well customized special instructions are identified and executed for each application program. Since the reconfigurable functional unit can execute several dependent instructions (a sequence of instructions), simultaneously, the performance of the base microprocessor can dramatically be improved. In addition, this kind of direct execution is very energy efficient because it reduces activation counts of hardware components such as instruction cache, branch predictor, register-file accesses, and so on.

Original languageEnglish
Title of host publication2009 International SoC Design Conference, ISOCC 2009
Pages157-160
Number of pages4
DOIs
Publication statusPublished - Dec 1 2009
Event2009 International SoC Design Conference, ISOCC 2009 - Busan, Korea, Republic of
Duration: Nov 22 2009Nov 24 2009

Publication series

Name2009 International SoC Design Conference, ISOCC 2009

Other

Other2009 International SoC Design Conference, ISOCC 2009
CountryKorea, Republic of
CityBusan
Period11/22/0911/24/09

Fingerprint

Particle accelerators
Microprocessor chips
Application programs
Chemical activation
Hardware

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Koji, I., Noori, H., Mehdipour, F., Hanada, T., & Murakami, K. (2009). ALU-array based reconfigurable accelerator for energy efficient executions. In 2009 International SoC Design Conference, ISOCC 2009 (pp. 157-160). [5423898] (2009 International SoC Design Conference, ISOCC 2009). https://doi.org/10.1109/SOCDC.2009.5423898

ALU-array based reconfigurable accelerator for energy efficient executions. / Koji, Inoue; Noori, Hamid; Mehdipour, Farhad; Hanada, Takaaki; Murakami, Kazuaki.

2009 International SoC Design Conference, ISOCC 2009. 2009. p. 157-160 5423898 (2009 International SoC Design Conference, ISOCC 2009).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Koji, I, Noori, H, Mehdipour, F, Hanada, T & Murakami, K 2009, ALU-array based reconfigurable accelerator for energy efficient executions. in 2009 International SoC Design Conference, ISOCC 2009., 5423898, 2009 International SoC Design Conference, ISOCC 2009, pp. 157-160, 2009 International SoC Design Conference, ISOCC 2009, Busan, Korea, Republic of, 11/22/09. https://doi.org/10.1109/SOCDC.2009.5423898
Koji I, Noori H, Mehdipour F, Hanada T, Murakami K. ALU-array based reconfigurable accelerator for energy efficient executions. In 2009 International SoC Design Conference, ISOCC 2009. 2009. p. 157-160. 5423898. (2009 International SoC Design Conference, ISOCC 2009). https://doi.org/10.1109/SOCDC.2009.5423898
Koji, Inoue ; Noori, Hamid ; Mehdipour, Farhad ; Hanada, Takaaki ; Murakami, Kazuaki. / ALU-array based reconfigurable accelerator for energy efficient executions. 2009 International SoC Design Conference, ISOCC 2009. 2009. pp. 157-160 (2009 International SoC Design Conference, ISOCC 2009).
@inproceedings{68c62442dc554a56acc85011c5130738,
title = "ALU-array based reconfigurable accelerator for energy efficient executions",
abstract = "This paper introduces an energy efficient acceleration technique for embedded microprocessors. By means of supporting an ALU-array based coarse-grain reconfigurable functional unit, well customized special instructions are identified and executed for each application program. Since the reconfigurable functional unit can execute several dependent instructions (a sequence of instructions), simultaneously, the performance of the base microprocessor can dramatically be improved. In addition, this kind of direct execution is very energy efficient because it reduces activation counts of hardware components such as instruction cache, branch predictor, register-file accesses, and so on.",
author = "Inoue Koji and Hamid Noori and Farhad Mehdipour and Takaaki Hanada and Kazuaki Murakami",
year = "2009",
month = "12",
day = "1",
doi = "10.1109/SOCDC.2009.5423898",
language = "English",
isbn = "9781424450343",
series = "2009 International SoC Design Conference, ISOCC 2009",
pages = "157--160",
booktitle = "2009 International SoC Design Conference, ISOCC 2009",

}

TY - GEN

T1 - ALU-array based reconfigurable accelerator for energy efficient executions

AU - Koji, Inoue

AU - Noori, Hamid

AU - Mehdipour, Farhad

AU - Hanada, Takaaki

AU - Murakami, Kazuaki

PY - 2009/12/1

Y1 - 2009/12/1

N2 - This paper introduces an energy efficient acceleration technique for embedded microprocessors. By means of supporting an ALU-array based coarse-grain reconfigurable functional unit, well customized special instructions are identified and executed for each application program. Since the reconfigurable functional unit can execute several dependent instructions (a sequence of instructions), simultaneously, the performance of the base microprocessor can dramatically be improved. In addition, this kind of direct execution is very energy efficient because it reduces activation counts of hardware components such as instruction cache, branch predictor, register-file accesses, and so on.

AB - This paper introduces an energy efficient acceleration technique for embedded microprocessors. By means of supporting an ALU-array based coarse-grain reconfigurable functional unit, well customized special instructions are identified and executed for each application program. Since the reconfigurable functional unit can execute several dependent instructions (a sequence of instructions), simultaneously, the performance of the base microprocessor can dramatically be improved. In addition, this kind of direct execution is very energy efficient because it reduces activation counts of hardware components such as instruction cache, branch predictor, register-file accesses, and so on.

UR - http://www.scopus.com/inward/record.url?scp=77951481934&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951481934&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423898

DO - 10.1109/SOCDC.2009.5423898

M3 - Conference contribution

AN - SCOPUS:77951481934

SN - 9781424450343

T3 - 2009 International SoC Design Conference, ISOCC 2009

SP - 157

EP - 160

BT - 2009 International SoC Design Conference, ISOCC 2009

ER -