An accelerating technique for SAT-based ATPG

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper describes an accelerating technique for SAT based ATPG (automatic test pattern generation). The main idea of the proposed algorithm is representing more than one test generation problems as one CNF formula with introducing control variables, which reduces CNF generation time. Furthermore, learnt clauses of previously solved problems are effectively shared for other problems solving, so that the SAT solving time is also reduced. Experimental results show that the proposed algorithm runs more than 3 times faster than the original SAT-based ATPG algorithm.

Original languageEnglish
Pages (from-to)39-44
Number of pages6
JournalIPSJ Transactions on System LSI Design Methodology
Volume10
DOIs
Publication statusPublished - Feb 2017

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An accelerating technique for SAT-based ATPG'. Together they form a unique fingerprint.

  • Cite this