An interactive simulation system for structured logic design - ISS

Takeshi Sakai, Yoshiyuki Tsuchida, Hiroto Yasuura, Yasushi Ooi, Yoshitsugu Ono, Hlroshi Kano, Shinji Kimura, Shuzo Yajima

Research output: Contribution to journalConference article

2 Citations (Scopus)

Abstract

An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

Original languageEnglish
Pages (from-to)747-754
Number of pages8
JournalProceedings - Design Automation Conference
DOIs
Publication statusPublished - Jan 1 1982
Externally publishedYes
Event19th Design Automation Conference, DAC 1982 - Las Vegas, United States
Duration: Jun 14 1982Jun 16 1982

Fingerprint

Logic Design
Interactive Simulation
Logic design
Interactive Systems
Simulation System
Simulators
Simulator
Hardware Design
Computer aided design
Hardware
Module
Simulation
Design

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modelling and Simulation

Cite this

An interactive simulation system for structured logic design - ISS. / Sakai, Takeshi; Tsuchida, Yoshiyuki; Yasuura, Hiroto; Ooi, Yasushi; Ono, Yoshitsugu; Kano, Hlroshi; Kimura, Shinji; Yajima, Shuzo.

In: Proceedings - Design Automation Conference, 01.01.1982, p. 747-754.

Research output: Contribution to journalConference article

Sakai, Takeshi ; Tsuchida, Yoshiyuki ; Yasuura, Hiroto ; Ooi, Yasushi ; Ono, Yoshitsugu ; Kano, Hlroshi ; Kimura, Shinji ; Yajima, Shuzo. / An interactive simulation system for structured logic design - ISS. In: Proceedings - Design Automation Conference. 1982 ; pp. 747-754.
@article{88a505722e27427280de173ab9f00868,
title = "An interactive simulation system for structured logic design - ISS",
abstract = "An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated {"}module oriented{"} to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.",
author = "Takeshi Sakai and Yoshiyuki Tsuchida and Hiroto Yasuura and Yasushi Ooi and Yoshitsugu Ono and Hlroshi Kano and Shinji Kimura and Shuzo Yajima",
year = "1982",
month = "1",
day = "1",
doi = "10.1109/DAC.1982.1585579",
language = "English",
pages = "747--754",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

TY - JOUR

T1 - An interactive simulation system for structured logic design - ISS

AU - Sakai, Takeshi

AU - Tsuchida, Yoshiyuki

AU - Yasuura, Hiroto

AU - Ooi, Yasushi

AU - Ono, Yoshitsugu

AU - Kano, Hlroshi

AU - Kimura, Shinji

AU - Yajima, Shuzo

PY - 1982/1/1

Y1 - 1982/1/1

N2 - An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

AB - An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

UR - http://www.scopus.com/inward/record.url?scp=84939394281&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939394281&partnerID=8YFLogxK

U2 - 10.1109/DAC.1982.1585579

DO - 10.1109/DAC.1982.1585579

M3 - Conference article

SP - 747

EP - 754

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -