Analysis of effects of input arrival time variations on on-chip bus power consumption

Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura

Research output: Contribution to journalConference article

1 Citation (Scopus)

Abstract

This paper describes analysis of on-chip bus power in the presence of arrival time variations of input signals. With shrinking process geometries, coupling power between neighboring bus lines has enlarged. The coupling power depends on not only signal transition type but also the relative signal transition time difference. For conventional dynamic power estimation, deterministic models of the time difference are assumed. We deal with nondeterministic models considering variations, because variations such as process variations cause the input arrival time variations. As a result of the time variations, power estimation error may increase. In our analysis and experiments, firstly impact of the time variations on the power consumption is analytically modeled. Then, it is demonstrated that certain types of bus coding techniques suppress the impact.

Original languageEnglish
Pages (from-to)62-71
Number of pages10
JournalLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume5349 LNCS
DOIs
Publication statusPublished - Mar 11 2009
Event18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008 - Lisbon, Portugal
Duration: Sep 10 2008Sep 12 2008

Fingerprint

Arrival Time
Power Consumption
Electric power utilization
Chip
Error analysis
Process Variation
Time of Arrival
Geometry
Deterministic Model
Shrinking
Estimation Error
Coding
Experiments
Line
Experiment

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

@article{1d46fb2afa65465dad1b309f23d2725a,
title = "Analysis of effects of input arrival time variations on on-chip bus power consumption",
abstract = "This paper describes analysis of on-chip bus power in the presence of arrival time variations of input signals. With shrinking process geometries, coupling power between neighboring bus lines has enlarged. The coupling power depends on not only signal transition type but also the relative signal transition time difference. For conventional dynamic power estimation, deterministic models of the time difference are assumed. We deal with nondeterministic models considering variations, because variations such as process variations cause the input arrival time variations. As a result of the time variations, power estimation error may increase. In our analysis and experiments, firstly impact of the time variations on the power consumption is analytically modeled. Then, it is demonstrated that certain types of bus coding techniques suppress the impact.",
author = "Masanori Muroyama and Tohru Ishihara and Hiroto Yasuura",
year = "2009",
month = "3",
day = "11",
doi = "10.1007/978-3-540-95948-9_7",
language = "English",
volume = "5349 LNCS",
pages = "62--71",
journal = "Lecture Notes in Computer Science",
issn = "0302-9743",
publisher = "Springer Verlag",

}

TY - JOUR

T1 - Analysis of effects of input arrival time variations on on-chip bus power consumption

AU - Muroyama, Masanori

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 2009/3/11

Y1 - 2009/3/11

N2 - This paper describes analysis of on-chip bus power in the presence of arrival time variations of input signals. With shrinking process geometries, coupling power between neighboring bus lines has enlarged. The coupling power depends on not only signal transition type but also the relative signal transition time difference. For conventional dynamic power estimation, deterministic models of the time difference are assumed. We deal with nondeterministic models considering variations, because variations such as process variations cause the input arrival time variations. As a result of the time variations, power estimation error may increase. In our analysis and experiments, firstly impact of the time variations on the power consumption is analytically modeled. Then, it is demonstrated that certain types of bus coding techniques suppress the impact.

AB - This paper describes analysis of on-chip bus power in the presence of arrival time variations of input signals. With shrinking process geometries, coupling power between neighboring bus lines has enlarged. The coupling power depends on not only signal transition type but also the relative signal transition time difference. For conventional dynamic power estimation, deterministic models of the time difference are assumed. We deal with nondeterministic models considering variations, because variations such as process variations cause the input arrival time variations. As a result of the time variations, power estimation error may increase. In our analysis and experiments, firstly impact of the time variations on the power consumption is analytically modeled. Then, it is demonstrated that certain types of bus coding techniques suppress the impact.

UR - http://www.scopus.com/inward/record.url?scp=61649116002&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=61649116002&partnerID=8YFLogxK

U2 - 10.1007/978-3-540-95948-9_7

DO - 10.1007/978-3-540-95948-9_7

M3 - Conference article

AN - SCOPUS:61649116002

VL - 5349 LNCS

SP - 62

EP - 71

JO - Lecture Notes in Computer Science

JF - Lecture Notes in Computer Science

SN - 0302-9743

ER -