Behavioral verification of cpus using functional information extraction

Masahiko Ohmura, Keikichi Tamaru, Hiroto Yasuura

Research output: Contribution to journalArticle

Abstract

The information extraction techniques which transform the description at the logic circuit level in the LSI design process into the description at the functional level are important. The authors have been studying the automatic transformation technique. By combining that technique with the technique for automatic logic synthesis which is now being developed, it is expected that the descriptions at the logic circuit level and the functional description can be transformed to each other. This will help to construct the integrated CAD system. The feature of the method proposed in this paper is that the arithmetic operation functions and the functions at the RT level can be extracted from the tremendous amount of complex circuit descriptions and the results are represented in a simple and clear form. Consequently, the method is especially suited to the behavior verification of the circuits, such as CPUs. In this paper, the object of consideration is limited to the circuits in the CPU system and the application of the functional information extraction technique to the design verification is discussed. Since the behavior description for a CPU is given in a simple and clear form, using the instruction code table or state transition table, the design verification is easy by a visual comparison of the extracted functional description. The complex logic functions in the control circuit are compared using BDD. An actual example of verification is shown in this paper for the 8‐bit microprocessor, and it is demonstrated that a practical processing is realized from the viewpoints of required time and memory capacity.

Original languageEnglish
Pages (from-to)52-61
Number of pages10
JournalElectronics and Communications in Japan (Part III: Fundamental Electronic Science)
Volume77
Issue number3
DOIs
Publication statusPublished - Jan 1 1994

Fingerprint

Program processors
Networks (circuits)
Logic circuits
Microprocessor chips
Computer aided design
Data storage equipment
Processing
Logic Synthesis

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Behavioral verification of cpus using functional information extraction. / Ohmura, Masahiko; Tamaru, Keikichi; Yasuura, Hiroto.

In: Electronics and Communications in Japan (Part III: Fundamental Electronic Science), Vol. 77, No. 3, 01.01.1994, p. 52-61.

Research output: Contribution to journalArticle

@article{94a2340581584c70a6378474febcecda,
title = "Behavioral verification of cpus using functional information extraction",
abstract = "The information extraction techniques which transform the description at the logic circuit level in the LSI design process into the description at the functional level are important. The authors have been studying the automatic transformation technique. By combining that technique with the technique for automatic logic synthesis which is now being developed, it is expected that the descriptions at the logic circuit level and the functional description can be transformed to each other. This will help to construct the integrated CAD system. The feature of the method proposed in this paper is that the arithmetic operation functions and the functions at the RT level can be extracted from the tremendous amount of complex circuit descriptions and the results are represented in a simple and clear form. Consequently, the method is especially suited to the behavior verification of the circuits, such as CPUs. In this paper, the object of consideration is limited to the circuits in the CPU system and the application of the functional information extraction technique to the design verification is discussed. Since the behavior description for a CPU is given in a simple and clear form, using the instruction code table or state transition table, the design verification is easy by a visual comparison of the extracted functional description. The complex logic functions in the control circuit are compared using BDD. An actual example of verification is shown in this paper for the 8‐bit microprocessor, and it is demonstrated that a practical processing is realized from the viewpoints of required time and memory capacity.",
author = "Masahiko Ohmura and Keikichi Tamaru and Hiroto Yasuura",
year = "1994",
month = "1",
day = "1",
doi = "10.1002/ecjc.4430770305",
language = "English",
volume = "77",
pages = "52--61",
journal = "Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "1042-0967",
publisher = "John Wiley and Sons Inc.",
number = "3",

}

TY - JOUR

T1 - Behavioral verification of cpus using functional information extraction

AU - Ohmura, Masahiko

AU - Tamaru, Keikichi

AU - Yasuura, Hiroto

PY - 1994/1/1

Y1 - 1994/1/1

N2 - The information extraction techniques which transform the description at the logic circuit level in the LSI design process into the description at the functional level are important. The authors have been studying the automatic transformation technique. By combining that technique with the technique for automatic logic synthesis which is now being developed, it is expected that the descriptions at the logic circuit level and the functional description can be transformed to each other. This will help to construct the integrated CAD system. The feature of the method proposed in this paper is that the arithmetic operation functions and the functions at the RT level can be extracted from the tremendous amount of complex circuit descriptions and the results are represented in a simple and clear form. Consequently, the method is especially suited to the behavior verification of the circuits, such as CPUs. In this paper, the object of consideration is limited to the circuits in the CPU system and the application of the functional information extraction technique to the design verification is discussed. Since the behavior description for a CPU is given in a simple and clear form, using the instruction code table or state transition table, the design verification is easy by a visual comparison of the extracted functional description. The complex logic functions in the control circuit are compared using BDD. An actual example of verification is shown in this paper for the 8‐bit microprocessor, and it is demonstrated that a practical processing is realized from the viewpoints of required time and memory capacity.

AB - The information extraction techniques which transform the description at the logic circuit level in the LSI design process into the description at the functional level are important. The authors have been studying the automatic transformation technique. By combining that technique with the technique for automatic logic synthesis which is now being developed, it is expected that the descriptions at the logic circuit level and the functional description can be transformed to each other. This will help to construct the integrated CAD system. The feature of the method proposed in this paper is that the arithmetic operation functions and the functions at the RT level can be extracted from the tremendous amount of complex circuit descriptions and the results are represented in a simple and clear form. Consequently, the method is especially suited to the behavior verification of the circuits, such as CPUs. In this paper, the object of consideration is limited to the circuits in the CPU system and the application of the functional information extraction technique to the design verification is discussed. Since the behavior description for a CPU is given in a simple and clear form, using the instruction code table or state transition table, the design verification is easy by a visual comparison of the extracted functional description. The complex logic functions in the control circuit are compared using BDD. An actual example of verification is shown in this paper for the 8‐bit microprocessor, and it is demonstrated that a practical processing is realized from the viewpoints of required time and memory capacity.

UR - http://www.scopus.com/inward/record.url?scp=0028383819&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028383819&partnerID=8YFLogxK

U2 - 10.1002/ecjc.4430770305

DO - 10.1002/ecjc.4430770305

M3 - Article

VL - 77

SP - 52

EP - 61

JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 1042-0967

IS - 3

ER -