Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams

Masanori Hashimoto, Wang Liao, Seiya Manabe, Yukinobu Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper comparatively discusses soft error immunity of silicon on thin BOX (SOTB) SRAM and conventional bulk SRAM presenting neutron- and muon-induced soft error rates (SER) in 65-nm 6T SRAM over a wide range of supply voltages. The results show that the neutron-induced multiple cell upset (MCU) rates of SOTB at 0.4 V and 1.0 V are 0.01 times and 0.003 times lower than those of bulk at 0.4 V and 1.0 V, respectively. In advanced bulk low-voltage SRAM, protons can be dominant secondary particles, which brings drastic SER elevation, but this will not arise in SOTB SRAM due to its thin SOI layer. We also characterized the immunity to positive and negative muons. We observed negative muon induced more upsets due to muon capture process. We also confirmed that SOTB SRAM was more robust to muon than bulk SRAM.

Original languageEnglish
Title of host publication2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538676264
DOIs
Publication statusPublished - Feb 11 2019
Event2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018 - Burlingame, United States
Duration: Oct 15 2018Oct 18 2018

Publication series

Name2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018

Conference

Conference2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018
CountryUnited States
CityBurlingame
Period10/15/1810/18/18

Fingerprint

Neutron beams
Static random access storage
neutron beams
Silicon
muons
silicon
immunity
neutrons
Neutrons
SOI (semiconductors)
low voltage
Electric potential
Protons
protons
electric potential
cells

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Electronic, Optical and Magnetic Materials
  • Instrumentation

Cite this

Hashimoto, M., Liao, W., Manabe, S., & Watanabe, Y. (2019). Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams. In 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018 [8640144] (2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/S3S.2018.8640144

Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams. / Hashimoto, Masanori; Liao, Wang; Manabe, Seiya; Watanabe, Yukinobu.

2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018. Institute of Electrical and Electronics Engineers Inc., 2019. 8640144 (2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hashimoto, M, Liao, W, Manabe, S & Watanabe, Y 2019, Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams. in 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018., 8640144, 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018, Institute of Electrical and Electronics Engineers Inc., 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018, Burlingame, United States, 10/15/18. https://doi.org/10.1109/S3S.2018.8640144
Hashimoto M, Liao W, Manabe S, Watanabe Y. Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams. In 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018. Institute of Electrical and Electronics Engineers Inc. 2019. 8640144. (2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018). https://doi.org/10.1109/S3S.2018.8640144
Hashimoto, Masanori ; Liao, Wang ; Manabe, Seiya ; Watanabe, Yukinobu. / Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams. 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018. Institute of Electrical and Electronics Engineers Inc., 2019. (2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018).
@inproceedings{28501da9c01645678a8ffefe8f23670c,
title = "Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams",
abstract = "This paper comparatively discusses soft error immunity of silicon on thin BOX (SOTB) SRAM and conventional bulk SRAM presenting neutron- and muon-induced soft error rates (SER) in 65-nm 6T SRAM over a wide range of supply voltages. The results show that the neutron-induced multiple cell upset (MCU) rates of SOTB at 0.4 V and 1.0 V are 0.01 times and 0.003 times lower than those of bulk at 0.4 V and 1.0 V, respectively. In advanced bulk low-voltage SRAM, protons can be dominant secondary particles, which brings drastic SER elevation, but this will not arise in SOTB SRAM due to its thin SOI layer. We also characterized the immunity to positive and negative muons. We observed negative muon induced more upsets due to muon capture process. We also confirmed that SOTB SRAM was more robust to muon than bulk SRAM.",
author = "Masanori Hashimoto and Wang Liao and Seiya Manabe and Yukinobu Watanabe",
year = "2019",
month = "2",
day = "11",
doi = "10.1109/S3S.2018.8640144",
language = "English",
series = "2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018",
address = "United States",

}

TY - GEN

T1 - Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams

AU - Hashimoto, Masanori

AU - Liao, Wang

AU - Manabe, Seiya

AU - Watanabe, Yukinobu

PY - 2019/2/11

Y1 - 2019/2/11

N2 - This paper comparatively discusses soft error immunity of silicon on thin BOX (SOTB) SRAM and conventional bulk SRAM presenting neutron- and muon-induced soft error rates (SER) in 65-nm 6T SRAM over a wide range of supply voltages. The results show that the neutron-induced multiple cell upset (MCU) rates of SOTB at 0.4 V and 1.0 V are 0.01 times and 0.003 times lower than those of bulk at 0.4 V and 1.0 V, respectively. In advanced bulk low-voltage SRAM, protons can be dominant secondary particles, which brings drastic SER elevation, but this will not arise in SOTB SRAM due to its thin SOI layer. We also characterized the immunity to positive and negative muons. We observed negative muon induced more upsets due to muon capture process. We also confirmed that SOTB SRAM was more robust to muon than bulk SRAM.

AB - This paper comparatively discusses soft error immunity of silicon on thin BOX (SOTB) SRAM and conventional bulk SRAM presenting neutron- and muon-induced soft error rates (SER) in 65-nm 6T SRAM over a wide range of supply voltages. The results show that the neutron-induced multiple cell upset (MCU) rates of SOTB at 0.4 V and 1.0 V are 0.01 times and 0.003 times lower than those of bulk at 0.4 V and 1.0 V, respectively. In advanced bulk low-voltage SRAM, protons can be dominant secondary particles, which brings drastic SER elevation, but this will not arise in SOTB SRAM due to its thin SOI layer. We also characterized the immunity to positive and negative muons. We observed negative muon induced more upsets due to muon capture process. We also confirmed that SOTB SRAM was more robust to muon than bulk SRAM.

UR - http://www.scopus.com/inward/record.url?scp=85063128312&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063128312&partnerID=8YFLogxK

U2 - 10.1109/S3S.2018.8640144

DO - 10.1109/S3S.2018.8640144

M3 - Conference contribution

T3 - 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018

BT - 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -