CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF

T. Tsujimoto, H. Kanaya, K. Nakashi, K. Okamoto, K. Tarumi, T. Nakamura, H. Takatori, K. Hatano, T. Tsuchiya, K. Yoshida, Y. Kuroki, H. Yasuura

Research output: Contribution to conferencePaper

Abstract

We study CMOS system LSI for radio communication implemented with low energy consumption (low power) and low cost as key device for mobile and ubiquitous computing. We designed the trial mixed-signal CMOS chip for 2.4GHz wireless LAN (IEEE 802.11b) in TSMC's 0.25um CMOS technology. As distinctive feature, coplanar waveguide (CPW) is used to realize the matching circuits placed between radio frequency (RF) amplifiers, at less cost than former inductor and capacitance (LC) circuit on chip. The trial chip operates the main functions of the 802.11b standard physical layer (PHY); carrier modulation by direct conversion, gain control, direct sequence spreading spectrum (DSSS), differential phase shift keying (DPSK) modulation, complementary code keying (CCK) modulation, framing the physical layer convergence procedure (PLCP) protocol data units (PPDUs), and, those reverse operations. This paper reports the structure of the trial chip containing RF circuits, base band analog circuits, and digital circuits on the very single chip.

Original languageEnglish
Pages17-20
Number of pages4
Publication statusPublished - Dec 1 2004
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan, Province of China
Duration: Dec 6 2004Dec 9 2004

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan, Province of China
CityTainan
Period12/6/0412/9/04

Fingerprint

Digital radio
Wireless local area networks (WLAN)
Modulation
Networks (circuits)
Processing
Radio frequency amplifiers
Mobile computing
Radio communication
Coplanar waveguides
Gain control
Phase shift keying
Digital circuits
Analog circuits
Ubiquitous computing
Local area networks
Costs
Capacitance
Energy utilization
Network protocols

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Tsujimoto, T., Kanaya, H., Nakashi, K., Okamoto, K., Tarumi, K., Nakamura, T., ... Yasuura, H. (2004). CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF. 17-20. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, Province of China.

CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF. / Tsujimoto, T.; Kanaya, H.; Nakashi, K.; Okamoto, K.; Tarumi, K.; Nakamura, T.; Takatori, H.; Hatano, K.; Tsuchiya, T.; Yoshida, K.; Kuroki, Y.; Yasuura, H.

2004. 17-20 Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, Province of China.

Research output: Contribution to conferencePaper

Tsujimoto, T, Kanaya, H, Nakashi, K, Okamoto, K, Tarumi, K, Nakamura, T, Takatori, H, Hatano, K, Tsuchiya, T, Yoshida, K, Kuroki, Y & Yasuura, H 2004, 'CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF', Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, Province of China, 12/6/04 - 12/9/04 pp. 17-20.
Tsujimoto T, Kanaya H, Nakashi K, Okamoto K, Tarumi K, Nakamura T et al. CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF. 2004. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, Province of China.
Tsujimoto, T. ; Kanaya, H. ; Nakashi, K. ; Okamoto, K. ; Tarumi, K. ; Nakamura, T. ; Takatori, H. ; Hatano, K. ; Tsuchiya, T. ; Yoshida, K. ; Kuroki, Y. ; Yasuura, H. / CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, Province of China.4 p.
@conference{9f1cdd1cb5a941948d5fb18f2e25fc6b,
title = "CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF",
abstract = "We study CMOS system LSI for radio communication implemented with low energy consumption (low power) and low cost as key device for mobile and ubiquitous computing. We designed the trial mixed-signal CMOS chip for 2.4GHz wireless LAN (IEEE 802.11b) in TSMC's 0.25um CMOS technology. As distinctive feature, coplanar waveguide (CPW) is used to realize the matching circuits placed between radio frequency (RF) amplifiers, at less cost than former inductor and capacitance (LC) circuit on chip. The trial chip operates the main functions of the 802.11b standard physical layer (PHY); carrier modulation by direct conversion, gain control, direct sequence spreading spectrum (DSSS), differential phase shift keying (DPSK) modulation, complementary code keying (CCK) modulation, framing the physical layer convergence procedure (PLCP) protocol data units (PPDUs), and, those reverse operations. This paper reports the structure of the trial chip containing RF circuits, base band analog circuits, and digital circuits on the very single chip.",
author = "T. Tsujimoto and H. Kanaya and K. Nakashi and K. Okamoto and K. Tarumi and T. Nakamura and H. Takatori and K. Hatano and T. Tsuchiya and K. Yoshida and Y. Kuroki and H. Yasuura",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "17--20",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

TY - CONF

T1 - CMOS system LSI for processing IEEE 802.11B WLAN PHY signals through digital, analog baseband, and RF

AU - Tsujimoto, T.

AU - Kanaya, H.

AU - Nakashi, K.

AU - Okamoto, K.

AU - Tarumi, K.

AU - Nakamura, T.

AU - Takatori, H.

AU - Hatano, K.

AU - Tsuchiya, T.

AU - Yoshida, K.

AU - Kuroki, Y.

AU - Yasuura, H.

PY - 2004/12/1

Y1 - 2004/12/1

N2 - We study CMOS system LSI for radio communication implemented with low energy consumption (low power) and low cost as key device for mobile and ubiquitous computing. We designed the trial mixed-signal CMOS chip for 2.4GHz wireless LAN (IEEE 802.11b) in TSMC's 0.25um CMOS technology. As distinctive feature, coplanar waveguide (CPW) is used to realize the matching circuits placed between radio frequency (RF) amplifiers, at less cost than former inductor and capacitance (LC) circuit on chip. The trial chip operates the main functions of the 802.11b standard physical layer (PHY); carrier modulation by direct conversion, gain control, direct sequence spreading spectrum (DSSS), differential phase shift keying (DPSK) modulation, complementary code keying (CCK) modulation, framing the physical layer convergence procedure (PLCP) protocol data units (PPDUs), and, those reverse operations. This paper reports the structure of the trial chip containing RF circuits, base band analog circuits, and digital circuits on the very single chip.

AB - We study CMOS system LSI for radio communication implemented with low energy consumption (low power) and low cost as key device for mobile and ubiquitous computing. We designed the trial mixed-signal CMOS chip for 2.4GHz wireless LAN (IEEE 802.11b) in TSMC's 0.25um CMOS technology. As distinctive feature, coplanar waveguide (CPW) is used to realize the matching circuits placed between radio frequency (RF) amplifiers, at less cost than former inductor and capacitance (LC) circuit on chip. The trial chip operates the main functions of the 802.11b standard physical layer (PHY); carrier modulation by direct conversion, gain control, direct sequence spreading spectrum (DSSS), differential phase shift keying (DPSK) modulation, complementary code keying (CCK) modulation, framing the physical layer convergence procedure (PLCP) protocol data units (PPDUs), and, those reverse operations. This paper reports the structure of the trial chip containing RF circuits, base band analog circuits, and digital circuits on the very single chip.

UR - http://www.scopus.com/inward/record.url?scp=19944431503&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=19944431503&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:19944431503

SP - 17

EP - 20

ER -