COACH

a computer aided design tool for computer architects

Hiroki Akaboshi, Hiroto Yasuura

Research output: Contribution to journalArticle

18 Citations (Scopus)

Abstract

A modern architect can not design high performance computer architecture without thinking all factors of performance from hardware level (logic/layout design) to system level (application programs, operating systems, and compilers). For computer architecture design, there are few practical CAD tools, which support design activities of the architect. In this paper, we propose a CAD tool, called COACH, for computer architecture design. COACH supports architecture design from hardware level to system level. To make a high-performance general purpose computer system, the architect evaluates system performance as well as hardware level performance. To evaluate hardware level performance accurately, logic/layout synthesis tools and simulator are used for evaluation. Logic/layout synthesis tools translate the architecture design into logic circuits and layout pattern and simulator is used to get accurate information on hardware level performance which consists of clock frequency, the number of transistors, power consumption, and so on. To evaluate system level performance a compiler generator is introduced. The compiler generator generates a compiler of a programming language from the description of architecture design. The designed architecture is simulated in the behavior level with programs complied by the compiler, and the architect can get information of system level performance which consists of program execution steps, etc. From both hardware level performance and system level performance, the architect can evaluate and revise his/ her architecture, considering the architecture from hardware level to system level. In this paper, we propose a new design methodology which uses (1) logic/layout synthesis tools and simulators as tools for architecture design and (II) a compiler generator for system level evaluation. COACH, a CAD system based on the methodology, is discussed and a prototype of COACH is implemented. Using the design methodology, two processors are designed. The result of the designs shows that the proposed design methodology are effective in architecture design.

Original languageEnglish
Pages (from-to)1760-1769
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE76-A
Issue number10
Publication statusPublished - Oct 1993

Fingerprint

Computer-aided Design
Computer aided design
Compiler
Hardware
Layout
Computer Architecture
Logic
Plant layout
Computer architecture
Design Methodology
Simulator
Evaluate
Generator
Synthesis
Computer systems
Simulators
Design
Computer hardware
High Performance
Architecture

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Information Systems
  • Electrical and Electronic Engineering

Cite this

COACH : a computer aided design tool for computer architects. / Akaboshi, Hiroki; Yasuura, Hiroto.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E76-A, No. 10, 10.1993, p. 1760-1769.

Research output: Contribution to journalArticle

@article{bf241d5579be410abb26a2b39373eced,
title = "COACH: a computer aided design tool for computer architects",
abstract = "A modern architect can not design high performance computer architecture without thinking all factors of performance from hardware level (logic/layout design) to system level (application programs, operating systems, and compilers). For computer architecture design, there are few practical CAD tools, which support design activities of the architect. In this paper, we propose a CAD tool, called COACH, for computer architecture design. COACH supports architecture design from hardware level to system level. To make a high-performance general purpose computer system, the architect evaluates system performance as well as hardware level performance. To evaluate hardware level performance accurately, logic/layout synthesis tools and simulator are used for evaluation. Logic/layout synthesis tools translate the architecture design into logic circuits and layout pattern and simulator is used to get accurate information on hardware level performance which consists of clock frequency, the number of transistors, power consumption, and so on. To evaluate system level performance a compiler generator is introduced. The compiler generator generates a compiler of a programming language from the description of architecture design. The designed architecture is simulated in the behavior level with programs complied by the compiler, and the architect can get information of system level performance which consists of program execution steps, etc. From both hardware level performance and system level performance, the architect can evaluate and revise his/ her architecture, considering the architecture from hardware level to system level. In this paper, we propose a new design methodology which uses (1) logic/layout synthesis tools and simulators as tools for architecture design and (II) a compiler generator for system level evaluation. COACH, a CAD system based on the methodology, is discussed and a prototype of COACH is implemented. Using the design methodology, two processors are designed. The result of the designs shows that the proposed design methodology are effective in architecture design.",
author = "Hiroki Akaboshi and Hiroto Yasuura",
year = "1993",
month = "10",
language = "English",
volume = "E76-A",
pages = "1760--1769",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "10",

}

TY - JOUR

T1 - COACH

T2 - a computer aided design tool for computer architects

AU - Akaboshi, Hiroki

AU - Yasuura, Hiroto

PY - 1993/10

Y1 - 1993/10

N2 - A modern architect can not design high performance computer architecture without thinking all factors of performance from hardware level (logic/layout design) to system level (application programs, operating systems, and compilers). For computer architecture design, there are few practical CAD tools, which support design activities of the architect. In this paper, we propose a CAD tool, called COACH, for computer architecture design. COACH supports architecture design from hardware level to system level. To make a high-performance general purpose computer system, the architect evaluates system performance as well as hardware level performance. To evaluate hardware level performance accurately, logic/layout synthesis tools and simulator are used for evaluation. Logic/layout synthesis tools translate the architecture design into logic circuits and layout pattern and simulator is used to get accurate information on hardware level performance which consists of clock frequency, the number of transistors, power consumption, and so on. To evaluate system level performance a compiler generator is introduced. The compiler generator generates a compiler of a programming language from the description of architecture design. The designed architecture is simulated in the behavior level with programs complied by the compiler, and the architect can get information of system level performance which consists of program execution steps, etc. From both hardware level performance and system level performance, the architect can evaluate and revise his/ her architecture, considering the architecture from hardware level to system level. In this paper, we propose a new design methodology which uses (1) logic/layout synthesis tools and simulators as tools for architecture design and (II) a compiler generator for system level evaluation. COACH, a CAD system based on the methodology, is discussed and a prototype of COACH is implemented. Using the design methodology, two processors are designed. The result of the designs shows that the proposed design methodology are effective in architecture design.

AB - A modern architect can not design high performance computer architecture without thinking all factors of performance from hardware level (logic/layout design) to system level (application programs, operating systems, and compilers). For computer architecture design, there are few practical CAD tools, which support design activities of the architect. In this paper, we propose a CAD tool, called COACH, for computer architecture design. COACH supports architecture design from hardware level to system level. To make a high-performance general purpose computer system, the architect evaluates system performance as well as hardware level performance. To evaluate hardware level performance accurately, logic/layout synthesis tools and simulator are used for evaluation. Logic/layout synthesis tools translate the architecture design into logic circuits and layout pattern and simulator is used to get accurate information on hardware level performance which consists of clock frequency, the number of transistors, power consumption, and so on. To evaluate system level performance a compiler generator is introduced. The compiler generator generates a compiler of a programming language from the description of architecture design. The designed architecture is simulated in the behavior level with programs complied by the compiler, and the architect can get information of system level performance which consists of program execution steps, etc. From both hardware level performance and system level performance, the architect can evaluate and revise his/ her architecture, considering the architecture from hardware level to system level. In this paper, we propose a new design methodology which uses (1) logic/layout synthesis tools and simulators as tools for architecture design and (II) a compiler generator for system level evaluation. COACH, a CAD system based on the methodology, is discussed and a prototype of COACH is implemented. Using the design methodology, two processors are designed. The result of the designs shows that the proposed design methodology are effective in architecture design.

UR - http://www.scopus.com/inward/record.url?scp=0027681799&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027681799&partnerID=8YFLogxK

M3 - Article

VL - E76-A

SP - 1760

EP - 1769

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 10

ER -