Code and data placement for embedded processors with scratchpad and cache memories

Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

This paper proposes a code placement problem, its ILP formulation, and a heuristic algorithm for reducing the total energy consumption of embedded processor systems including a CPU core, on-chip and off-chip memories. Our approach exploits a noncacheable memory region for an effective use of a cache memory and as a result, reduces the number of offchip accesses. Our algorithm simultaneously finds a code layout for a cacheable region, a scratchpad region, and the other non-cacheable region of the address space so as to minimize the total energy consumption of the processor system. Experiments using a commercial embedded processor and an off-chip SDRAM demonstrate that our algorithm reduces the energy consumption of the processor system by 23% without any performance degradation compared to the best result achieved by the conventional approach.

Original languageEnglish
Pages (from-to)211-224
Number of pages14
JournalJournal of Signal Processing Systems
Volume60
Issue number2
DOIs
Publication statusPublished - Aug 1 2010

Fingerprint

Data Placement
Cache memory
Embedded Processor
Energy utilization
Energy Consumption
Chip
Program processors
Inductive logic programming (ILP)
Data storage equipment
Heuristic algorithms
Computer systems
Heuristic algorithm
Placement
Layout
Degradation
Minimise
Formulation
Experiments
Demonstrate
Experiment

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Modelling and Simulation
  • Hardware and Architecture

Cite this

Code and data placement for embedded processors with scratchpad and cache memories. / Ishitobi, Yuriko; Ishihara, Tohru; Yasuura, Hiroto.

In: Journal of Signal Processing Systems, Vol. 60, No. 2, 01.08.2010, p. 211-224.

Research output: Contribution to journalArticle

@article{efbf704216fa451ca65f56f55ad767d6,
title = "Code and data placement for embedded processors with scratchpad and cache memories",
abstract = "This paper proposes a code placement problem, its ILP formulation, and a heuristic algorithm for reducing the total energy consumption of embedded processor systems including a CPU core, on-chip and off-chip memories. Our approach exploits a noncacheable memory region for an effective use of a cache memory and as a result, reduces the number of offchip accesses. Our algorithm simultaneously finds a code layout for a cacheable region, a scratchpad region, and the other non-cacheable region of the address space so as to minimize the total energy consumption of the processor system. Experiments using a commercial embedded processor and an off-chip SDRAM demonstrate that our algorithm reduces the energy consumption of the processor system by 23{\%} without any performance degradation compared to the best result achieved by the conventional approach.",
author = "Yuriko Ishitobi and Tohru Ishihara and Hiroto Yasuura",
year = "2010",
month = "8",
day = "1",
doi = "10.1007/s11265-008-0306-3",
language = "English",
volume = "60",
pages = "211--224",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer New York",
number = "2",

}

TY - JOUR

T1 - Code and data placement for embedded processors with scratchpad and cache memories

AU - Ishitobi, Yuriko

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 2010/8/1

Y1 - 2010/8/1

N2 - This paper proposes a code placement problem, its ILP formulation, and a heuristic algorithm for reducing the total energy consumption of embedded processor systems including a CPU core, on-chip and off-chip memories. Our approach exploits a noncacheable memory region for an effective use of a cache memory and as a result, reduces the number of offchip accesses. Our algorithm simultaneously finds a code layout for a cacheable region, a scratchpad region, and the other non-cacheable region of the address space so as to minimize the total energy consumption of the processor system. Experiments using a commercial embedded processor and an off-chip SDRAM demonstrate that our algorithm reduces the energy consumption of the processor system by 23% without any performance degradation compared to the best result achieved by the conventional approach.

AB - This paper proposes a code placement problem, its ILP formulation, and a heuristic algorithm for reducing the total energy consumption of embedded processor systems including a CPU core, on-chip and off-chip memories. Our approach exploits a noncacheable memory region for an effective use of a cache memory and as a result, reduces the number of offchip accesses. Our algorithm simultaneously finds a code layout for a cacheable region, a scratchpad region, and the other non-cacheable region of the address space so as to minimize the total energy consumption of the processor system. Experiments using a commercial embedded processor and an off-chip SDRAM demonstrate that our algorithm reduces the energy consumption of the processor system by 23% without any performance degradation compared to the best result achieved by the conventional approach.

UR - http://www.scopus.com/inward/record.url?scp=77954564737&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77954564737&partnerID=8YFLogxK

U2 - 10.1007/s11265-008-0306-3

DO - 10.1007/s11265-008-0306-3

M3 - Article

AN - SCOPUS:77954564737

VL - 60

SP - 211

EP - 224

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

IS - 2

ER -