Comparison of parallel multipliers with neuron MOS and CMOS technologies

Kei Hirose, Hiroto Yasuura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

We intend to obtain a fast and high-density logic circuit combining neuron MOS transistors (neuMOS), that was developed in Tohoku university, into a binary logic circuit. In this paper, we focus on basic arithmetic functional circuits, a full-adder and a multiplier, and make a comparison of the area and delay of the neuMOS circuits with conventional CMOS logic circuits. The results of physical design and SPICE simulation show that the area of a neuMOS multiplier with full-adders decreases to about 65% of the area of CMOS, and the delay of a neuMOS multiplier with (7,3) parallel counters decreases to about 70% of the delay of CMOS.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems - Proceedings
PublisherIEEE
Pages488-491
Number of pages4
Publication statusPublished - 1996
EventProceedings of the 1996 IEEE Asia Pacific Conference on Circuits and Systems - Seoul, South Korea
Duration: Nov 18 1996Nov 21 1996

Other

OtherProceedings of the 1996 IEEE Asia Pacific Conference on Circuits and Systems
CitySeoul, South Korea
Period11/18/9611/21/96

Fingerprint

MOSFET devices
Neurons
Logic circuits
Adders
Networks (circuits)
SPICE

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Hirose, K., & Yasuura, H. (1996). Comparison of parallel multipliers with neuron MOS and CMOS technologies. In IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings (pp. 488-491). IEEE.

Comparison of parallel multipliers with neuron MOS and CMOS technologies. / Hirose, Kei; Yasuura, Hiroto.

IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE, 1996. p. 488-491.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hirose, K & Yasuura, H 1996, Comparison of parallel multipliers with neuron MOS and CMOS technologies. in IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE, pp. 488-491, Proceedings of the 1996 IEEE Asia Pacific Conference on Circuits and Systems, Seoul, South Korea, 11/18/96.
Hirose K, Yasuura H. Comparison of parallel multipliers with neuron MOS and CMOS technologies. In IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE. 1996. p. 488-491
Hirose, Kei ; Yasuura, Hiroto. / Comparison of parallel multipliers with neuron MOS and CMOS technologies. IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE, 1996. pp. 488-491
@inproceedings{d8217fab6f834a71a323c9d13b6b753b,
title = "Comparison of parallel multipliers with neuron MOS and CMOS technologies",
abstract = "We intend to obtain a fast and high-density logic circuit combining neuron MOS transistors (neuMOS), that was developed in Tohoku university, into a binary logic circuit. In this paper, we focus on basic arithmetic functional circuits, a full-adder and a multiplier, and make a comparison of the area and delay of the neuMOS circuits with conventional CMOS logic circuits. The results of physical design and SPICE simulation show that the area of a neuMOS multiplier with full-adders decreases to about 65{\%} of the area of CMOS, and the delay of a neuMOS multiplier with (7,3) parallel counters decreases to about 70{\%} of the delay of CMOS.",
author = "Kei Hirose and Hiroto Yasuura",
year = "1996",
language = "English",
pages = "488--491",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings",
publisher = "IEEE",

}

TY - GEN

T1 - Comparison of parallel multipliers with neuron MOS and CMOS technologies

AU - Hirose, Kei

AU - Yasuura, Hiroto

PY - 1996

Y1 - 1996

N2 - We intend to obtain a fast and high-density logic circuit combining neuron MOS transistors (neuMOS), that was developed in Tohoku university, into a binary logic circuit. In this paper, we focus on basic arithmetic functional circuits, a full-adder and a multiplier, and make a comparison of the area and delay of the neuMOS circuits with conventional CMOS logic circuits. The results of physical design and SPICE simulation show that the area of a neuMOS multiplier with full-adders decreases to about 65% of the area of CMOS, and the delay of a neuMOS multiplier with (7,3) parallel counters decreases to about 70% of the delay of CMOS.

AB - We intend to obtain a fast and high-density logic circuit combining neuron MOS transistors (neuMOS), that was developed in Tohoku university, into a binary logic circuit. In this paper, we focus on basic arithmetic functional circuits, a full-adder and a multiplier, and make a comparison of the area and delay of the neuMOS circuits with conventional CMOS logic circuits. The results of physical design and SPICE simulation show that the area of a neuMOS multiplier with full-adders decreases to about 65% of the area of CMOS, and the delay of a neuMOS multiplier with (7,3) parallel counters decreases to about 70% of the delay of CMOS.

UR - http://www.scopus.com/inward/record.url?scp=0030396433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030396433&partnerID=8YFLogxK

M3 - Conference contribution

SP - 488

EP - 491

BT - IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings

PB - IEEE

ER -