Design and analysis of a bus bar structure for a medium voltage inverter

Masato Ando, Keiji Wada, Kazuto Takao, Takeo Kanai, Shinichi Nishizawa, Hiromichi Ohashi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.

Original languageEnglish
Title of host publicationProceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011
Publication statusPublished - Oct 11 2011
Event2011 14th European Conference on Power Electronics and Applications, EPE 2011 - Birmingham, United Kingdom
Duration: Aug 30 2011Sep 1 2011

Publication series

NameProceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011

Other

Other2011 14th European Conference on Power Electronics and Applications, EPE 2011
CountryUnited Kingdom
CityBirmingham
Period8/30/119/1/11

Fingerprint

Inductance
Electric potential
Finite element method

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Ando, M., Wada, K., Takao, K., Kanai, T., Nishizawa, S., & Ohashi, H. (2011). Design and analysis of a bus bar structure for a medium voltage inverter. In Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011 [6020404] (Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011).

Design and analysis of a bus bar structure for a medium voltage inverter. / Ando, Masato; Wada, Keiji; Takao, Kazuto; Kanai, Takeo; Nishizawa, Shinichi; Ohashi, Hiromichi.

Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011. 2011. 6020404 (Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ando, M, Wada, K, Takao, K, Kanai, T, Nishizawa, S & Ohashi, H 2011, Design and analysis of a bus bar structure for a medium voltage inverter. in Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011., 6020404, Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011, 2011 14th European Conference on Power Electronics and Applications, EPE 2011, Birmingham, United Kingdom, 8/30/11.
Ando M, Wada K, Takao K, Kanai T, Nishizawa S, Ohashi H. Design and analysis of a bus bar structure for a medium voltage inverter. In Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011. 2011. 6020404. (Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011).
Ando, Masato ; Wada, Keiji ; Takao, Kazuto ; Kanai, Takeo ; Nishizawa, Shinichi ; Ohashi, Hiromichi. / Design and analysis of a bus bar structure for a medium voltage inverter. Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011. 2011. (Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011).
@inproceedings{1f5d420ef4d64842bacaa87dec18b29e,
title = "Design and analysis of a bus bar structure for a medium voltage inverter",
abstract = "In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.",
author = "Masato Ando and Keiji Wada and Kazuto Takao and Takeo Kanai and Shinichi Nishizawa and Hiromichi Ohashi",
year = "2011",
month = "10",
day = "11",
language = "English",
isbn = "9781612841670",
series = "Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011",
booktitle = "Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011",

}

TY - GEN

T1 - Design and analysis of a bus bar structure for a medium voltage inverter

AU - Ando, Masato

AU - Wada, Keiji

AU - Takao, Kazuto

AU - Kanai, Takeo

AU - Nishizawa, Shinichi

AU - Ohashi, Hiromichi

PY - 2011/10/11

Y1 - 2011/10/11

N2 - In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.

AB - In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.

UR - http://www.scopus.com/inward/record.url?scp=80053466732&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80053466732&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:80053466732

SN - 9781612841670

T3 - Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011

BT - Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011

ER -