Design and measurements of test element group wafer thinned to 10 μm for 3D system in package

Akihiro Ikeda, Tomonori Kuwata, Satoru Kajiwara, Tsuyoshi Fujimura, Hisao Kuriyaki, Reiji Hattori, Hiroshi Ogi, Kiyoshi Hamaguchi, Yukinori Kuroki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

We designed and measured test element group wafers thinned to 10μm for 3D system in package. The n-well - p-Si diodes in 10 μm thick wafer showed increasing of the reverse saturation current in comparison to the currents in 20μm, 30 μm or 640 μm thick wafer. While the pMOSFETs and nMOSFETs in 10μm thick wafer showed no degradation of mobility, sub-threshold swing and threshold voltage. Defects might be induced by mechanical stress during wafer back grinding process near wafer back side, within a few micron-meters from the wafer back surface.

Original languageEnglish
Title of host publicationIEEE International Conference on Microelectronic Test Structures
Pages161-164
Number of pages4
Publication statusPublished - 2004
EventProceedings of the 2004 International Conference on Microelectronic Test Structures (ICMTS 2004) - Awaji, Japan
Duration: Mar 22 2004Mar 25 2004

Other

OtherProceedings of the 2004 International Conference on Microelectronic Test Structures (ICMTS 2004)
CountryJapan
CityAwaji
Period3/22/043/25/04

Fingerprint

Threshold voltage
Diodes
Degradation
Defects
System-in-package

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Ikeda, A., Kuwata, T., Kajiwara, S., Fujimura, T., Kuriyaki, H., Hattori, R., ... Kuroki, Y. (2004). Design and measurements of test element group wafer thinned to 10 μm for 3D system in package. In IEEE International Conference on Microelectronic Test Structures (pp. 161-164)

Design and measurements of test element group wafer thinned to 10 μm for 3D system in package. / Ikeda, Akihiro; Kuwata, Tomonori; Kajiwara, Satoru; Fujimura, Tsuyoshi; Kuriyaki, Hisao; Hattori, Reiji; Ogi, Hiroshi; Hamaguchi, Kiyoshi; Kuroki, Yukinori.

IEEE International Conference on Microelectronic Test Structures. 2004. p. 161-164.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ikeda, A, Kuwata, T, Kajiwara, S, Fujimura, T, Kuriyaki, H, Hattori, R, Ogi, H, Hamaguchi, K & Kuroki, Y 2004, Design and measurements of test element group wafer thinned to 10 μm for 3D system in package. in IEEE International Conference on Microelectronic Test Structures. pp. 161-164, Proceedings of the 2004 International Conference on Microelectronic Test Structures (ICMTS 2004), Awaji, Japan, 3/22/04.
Ikeda A, Kuwata T, Kajiwara S, Fujimura T, Kuriyaki H, Hattori R et al. Design and measurements of test element group wafer thinned to 10 μm for 3D system in package. In IEEE International Conference on Microelectronic Test Structures. 2004. p. 161-164
Ikeda, Akihiro ; Kuwata, Tomonori ; Kajiwara, Satoru ; Fujimura, Tsuyoshi ; Kuriyaki, Hisao ; Hattori, Reiji ; Ogi, Hiroshi ; Hamaguchi, Kiyoshi ; Kuroki, Yukinori. / Design and measurements of test element group wafer thinned to 10 μm for 3D system in package. IEEE International Conference on Microelectronic Test Structures. 2004. pp. 161-164
@inproceedings{4064bf144e8f4957804d6162e97f7552,
title = "Design and measurements of test element group wafer thinned to 10 μm for 3D system in package",
abstract = "We designed and measured test element group wafers thinned to 10μm for 3D system in package. The n-well - p-Si diodes in 10 μm thick wafer showed increasing of the reverse saturation current in comparison to the currents in 20μm, 30 μm or 640 μm thick wafer. While the pMOSFETs and nMOSFETs in 10μm thick wafer showed no degradation of mobility, sub-threshold swing and threshold voltage. Defects might be induced by mechanical stress during wafer back grinding process near wafer back side, within a few micron-meters from the wafer back surface.",
author = "Akihiro Ikeda and Tomonori Kuwata and Satoru Kajiwara and Tsuyoshi Fujimura and Hisao Kuriyaki and Reiji Hattori and Hiroshi Ogi and Kiyoshi Hamaguchi and Yukinori Kuroki",
year = "2004",
language = "English",
pages = "161--164",
booktitle = "IEEE International Conference on Microelectronic Test Structures",

}

TY - GEN

T1 - Design and measurements of test element group wafer thinned to 10 μm for 3D system in package

AU - Ikeda, Akihiro

AU - Kuwata, Tomonori

AU - Kajiwara, Satoru

AU - Fujimura, Tsuyoshi

AU - Kuriyaki, Hisao

AU - Hattori, Reiji

AU - Ogi, Hiroshi

AU - Hamaguchi, Kiyoshi

AU - Kuroki, Yukinori

PY - 2004

Y1 - 2004

N2 - We designed and measured test element group wafers thinned to 10μm for 3D system in package. The n-well - p-Si diodes in 10 μm thick wafer showed increasing of the reverse saturation current in comparison to the currents in 20μm, 30 μm or 640 μm thick wafer. While the pMOSFETs and nMOSFETs in 10μm thick wafer showed no degradation of mobility, sub-threshold swing and threshold voltage. Defects might be induced by mechanical stress during wafer back grinding process near wafer back side, within a few micron-meters from the wafer back surface.

AB - We designed and measured test element group wafers thinned to 10μm for 3D system in package. The n-well - p-Si diodes in 10 μm thick wafer showed increasing of the reverse saturation current in comparison to the currents in 20μm, 30 μm or 640 μm thick wafer. While the pMOSFETs and nMOSFETs in 10μm thick wafer showed no degradation of mobility, sub-threshold swing and threshold voltage. Defects might be induced by mechanical stress during wafer back grinding process near wafer back side, within a few micron-meters from the wafer back surface.

UR - http://www.scopus.com/inward/record.url?scp=3042611449&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=3042611449&partnerID=8YFLogxK

M3 - Conference contribution

SP - 161

EP - 164

BT - IEEE International Conference on Microelectronic Test Structures

ER -