Design of a reconfigurable data-path prototype in the single-flux-quantum circuit

S. Iwasaki, M. Tanaka, Y. Yamanashi, H. Park, H. Akaike, A. Fujimaki, N. Yoshikawa, N. Takagi, K. Murakami, H. Honda, K. Inoue

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

We have designed a reconfigurable data-path (RDP) prototype based on the single-flux-quantum (SFQ) circuit. The RDP serves as an accelerator for a high performance computer and is composed of many stages of the array of floating point number processing units (FPUs) connected by reconfigurable operand routing networks (ORNs). The FPU array usually includes shift-registers (SRs) in order that the data is forwarded to the next stage without calculation. The data-path is reconfigured so as to reflect a long repeat instruction appearing in large-scale calculations. We can implement parallel and pipelined processing without memory access in such calculations, reducing the required bandwidth between a memory and a microprocessor. The SFQ high speed network switches and bit-serial/slice FPUs realize reduction in the circuit areas and in the power consumption compared to semiconductor devices when we make up the RDP by using the SFQ circuit. As a first step of the development of the SFQ-RDP, we design a 2 × 2 RDP prototype composed of double arrays of dual arithmetic logic units (ALUs). The prototype also has dual SRs in each array and four ORNs. We use bit-serial ALUs designed to operate at 25GHz. Each ORN behaves like a 4 × 2 crossbar switch. We have demonstrated the reconfiguration in the RDP prototype made up of 15 050 Josephson junctions though only some of the functions of ALUs are available.

Original languageEnglish
Pages (from-to)S328-S331
JournalSuperconductor Science and Technology
Volume20
Issue number11
DOIs
Publication statusPublished - Nov 1 2007

Fingerprint

Network routing
prototypes
Fluxes
arithmetic and logic units
Shift registers
Networks (circuits)
Processing
floating
shift registers
Switches
Data storage equipment
HIgh speed networks
Semiconductor devices
Particle accelerators
switches
Microprocessor chips
Electric power utilization
Bandwidth
microprocessors
semiconductor devices

All Science Journal Classification (ASJC) codes

  • Ceramics and Composites
  • Condensed Matter Physics
  • Metals and Alloys
  • Electrical and Electronic Engineering
  • Materials Chemistry

Cite this

Design of a reconfigurable data-path prototype in the single-flux-quantum circuit. / Iwasaki, S.; Tanaka, M.; Yamanashi, Y.; Park, H.; Akaike, H.; Fujimaki, A.; Yoshikawa, N.; Takagi, N.; Murakami, K.; Honda, H.; Inoue, K.

In: Superconductor Science and Technology, Vol. 20, No. 11, 01.11.2007, p. S328-S331.

Research output: Contribution to journalArticle

Iwasaki, S, Tanaka, M, Yamanashi, Y, Park, H, Akaike, H, Fujimaki, A, Yoshikawa, N, Takagi, N, Murakami, K, Honda, H & Inoue, K 2007, 'Design of a reconfigurable data-path prototype in the single-flux-quantum circuit', Superconductor Science and Technology, vol. 20, no. 11, pp. S328-S331. https://doi.org/10.1088/0953-2048/20/11/S06
Iwasaki, S. ; Tanaka, M. ; Yamanashi, Y. ; Park, H. ; Akaike, H. ; Fujimaki, A. ; Yoshikawa, N. ; Takagi, N. ; Murakami, K. ; Honda, H. ; Inoue, K. / Design of a reconfigurable data-path prototype in the single-flux-quantum circuit. In: Superconductor Science and Technology. 2007 ; Vol. 20, No. 11. pp. S328-S331.
@article{c9929724c2a94d90b0ade0123ec44844,
title = "Design of a reconfigurable data-path prototype in the single-flux-quantum circuit",
abstract = "We have designed a reconfigurable data-path (RDP) prototype based on the single-flux-quantum (SFQ) circuit. The RDP serves as an accelerator for a high performance computer and is composed of many stages of the array of floating point number processing units (FPUs) connected by reconfigurable operand routing networks (ORNs). The FPU array usually includes shift-registers (SRs) in order that the data is forwarded to the next stage without calculation. The data-path is reconfigured so as to reflect a long repeat instruction appearing in large-scale calculations. We can implement parallel and pipelined processing without memory access in such calculations, reducing the required bandwidth between a memory and a microprocessor. The SFQ high speed network switches and bit-serial/slice FPUs realize reduction in the circuit areas and in the power consumption compared to semiconductor devices when we make up the RDP by using the SFQ circuit. As a first step of the development of the SFQ-RDP, we design a 2 × 2 RDP prototype composed of double arrays of dual arithmetic logic units (ALUs). The prototype also has dual SRs in each array and four ORNs. We use bit-serial ALUs designed to operate at 25GHz. Each ORN behaves like a 4 × 2 crossbar switch. We have demonstrated the reconfiguration in the RDP prototype made up of 15 050 Josephson junctions though only some of the functions of ALUs are available.",
author = "S. Iwasaki and M. Tanaka and Y. Yamanashi and H. Park and H. Akaike and A. Fujimaki and N. Yoshikawa and N. Takagi and K. Murakami and H. Honda and K. Inoue",
year = "2007",
month = "11",
day = "1",
doi = "10.1088/0953-2048/20/11/S06",
language = "English",
volume = "20",
pages = "S328--S331",
journal = "Superconductor Science and Technology",
issn = "0953-2048",
publisher = "IOP Publishing Ltd.",
number = "11",

}

TY - JOUR

T1 - Design of a reconfigurable data-path prototype in the single-flux-quantum circuit

AU - Iwasaki, S.

AU - Tanaka, M.

AU - Yamanashi, Y.

AU - Park, H.

AU - Akaike, H.

AU - Fujimaki, A.

AU - Yoshikawa, N.

AU - Takagi, N.

AU - Murakami, K.

AU - Honda, H.

AU - Inoue, K.

PY - 2007/11/1

Y1 - 2007/11/1

N2 - We have designed a reconfigurable data-path (RDP) prototype based on the single-flux-quantum (SFQ) circuit. The RDP serves as an accelerator for a high performance computer and is composed of many stages of the array of floating point number processing units (FPUs) connected by reconfigurable operand routing networks (ORNs). The FPU array usually includes shift-registers (SRs) in order that the data is forwarded to the next stage without calculation. The data-path is reconfigured so as to reflect a long repeat instruction appearing in large-scale calculations. We can implement parallel and pipelined processing without memory access in such calculations, reducing the required bandwidth between a memory and a microprocessor. The SFQ high speed network switches and bit-serial/slice FPUs realize reduction in the circuit areas and in the power consumption compared to semiconductor devices when we make up the RDP by using the SFQ circuit. As a first step of the development of the SFQ-RDP, we design a 2 × 2 RDP prototype composed of double arrays of dual arithmetic logic units (ALUs). The prototype also has dual SRs in each array and four ORNs. We use bit-serial ALUs designed to operate at 25GHz. Each ORN behaves like a 4 × 2 crossbar switch. We have demonstrated the reconfiguration in the RDP prototype made up of 15 050 Josephson junctions though only some of the functions of ALUs are available.

AB - We have designed a reconfigurable data-path (RDP) prototype based on the single-flux-quantum (SFQ) circuit. The RDP serves as an accelerator for a high performance computer and is composed of many stages of the array of floating point number processing units (FPUs) connected by reconfigurable operand routing networks (ORNs). The FPU array usually includes shift-registers (SRs) in order that the data is forwarded to the next stage without calculation. The data-path is reconfigured so as to reflect a long repeat instruction appearing in large-scale calculations. We can implement parallel and pipelined processing without memory access in such calculations, reducing the required bandwidth between a memory and a microprocessor. The SFQ high speed network switches and bit-serial/slice FPUs realize reduction in the circuit areas and in the power consumption compared to semiconductor devices when we make up the RDP by using the SFQ circuit. As a first step of the development of the SFQ-RDP, we design a 2 × 2 RDP prototype composed of double arrays of dual arithmetic logic units (ALUs). The prototype also has dual SRs in each array and four ORNs. We use bit-serial ALUs designed to operate at 25GHz. Each ORN behaves like a 4 × 2 crossbar switch. We have demonstrated the reconfiguration in the RDP prototype made up of 15 050 Josephson junctions though only some of the functions of ALUs are available.

UR - http://www.scopus.com/inward/record.url?scp=36448933474&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=36448933474&partnerID=8YFLogxK

U2 - 10.1088/0953-2048/20/11/S06

DO - 10.1088/0953-2048/20/11/S06

M3 - Article

AN - SCOPUS:36448933474

VL - 20

SP - S328-S331

JO - Superconductor Science and Technology

JF - Superconductor Science and Technology

SN - 0953-2048

IS - 11

ER -