Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs

Inoue Koji, Koji Kai, Kazuaki Murakami

Research output: Contribution to conferencePaper

19 Citations (Scopus)

Abstract

This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called `dynamically variable line-size cache (D-VLS cache)'. The D-VLS cache can optimize its line-size according to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth. In our evaluation, it is observed that the performance improvement achieved by a direct-mapped D-VLS cache is about 27%, compared to a conventional direct-mapped cache with fixed 32-byte lines.

Original languageEnglish
Pages218-222
Number of pages5
Publication statusPublished - Jan 1 1999
EventProceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA - Orlando, FL, USA
Duration: Jan 9 1999Jan 13 1999

Other

OtherProceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA
CityOrlando, FL, USA
Period1/9/991/13/99

Fingerprint

Dynamic random access storage
Bandwidth
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Koji, I., Kai, K., & Murakami, K. (1999). Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs. 218-222. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .

Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs. / Koji, Inoue; Kai, Koji; Murakami, Kazuaki.

1999. 218-222 Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .

Research output: Contribution to conferencePaper

Koji, I, Kai, K & Murakami, K 1999, 'Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs', Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, 1/9/99 - 1/13/99 pp. 218-222.
Koji I, Kai K, Murakami K. Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs. 1999. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .
Koji, Inoue ; Kai, Koji ; Murakami, Kazuaki. / Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .5 p.
@conference{671a3bb332d3498bbb54926bb78ba8d8,
title = "Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs",
abstract = "This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called `dynamically variable line-size cache (D-VLS cache)'. The D-VLS cache can optimize its line-size according to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth. In our evaluation, it is observed that the performance improvement achieved by a direct-mapped D-VLS cache is about 27{\%}, compared to a conventional direct-mapped cache with fixed 32-byte lines.",
author = "Inoue Koji and Koji Kai and Kazuaki Murakami",
year = "1999",
month = "1",
day = "1",
language = "English",
pages = "218--222",
note = "Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA ; Conference date: 09-01-1999 Through 13-01-1999",

}

TY - CONF

T1 - Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/logic LSIs

AU - Koji, Inoue

AU - Kai, Koji

AU - Murakami, Kazuaki

PY - 1999/1/1

Y1 - 1999/1/1

N2 - This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called `dynamically variable line-size cache (D-VLS cache)'. The D-VLS cache can optimize its line-size according to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth. In our evaluation, it is observed that the performance improvement achieved by a direct-mapped D-VLS cache is about 27%, compared to a conventional direct-mapped cache with fixed 32-byte lines.

AB - This paper proposes a novel cache architecture suitable for merged DRAM/logic LSIs, which is called `dynamically variable line-size cache (D-VLS cache)'. The D-VLS cache can optimize its line-size according to the characteristic of programs, and attempts to improve the performance by exploiting the high on-chip memory bandwidth. In our evaluation, it is observed that the performance improvement achieved by a direct-mapped D-VLS cache is about 27%, compared to a conventional direct-mapped cache with fixed 32-byte lines.

UR - http://www.scopus.com/inward/record.url?scp=0032786296&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032786296&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032786296

SP - 218

EP - 222

ER -