TY - JOUR
T1 - Efficiency-enhancement of 2.45-GHz energy harvesting circuit using integrated CPW-MS structure at low RF input power
AU - Mansour, Mohamed M.
AU - Kanaya, Haruichi
N1 - Funding Information:
This research was supported by Ministry of Higher Education (MoHE), Egypt. This work was partly supported by a Grant-in-Aid for KAKENHI, CREST from JSPS, the Telecommunications Advancement Foundation, Japan and also partly supported by VDEC of the University of Tokyo in collaboration with Keysight Corporation. We would like to deeply thank Prof. Yoshitomi, E-JUST center, who helped us in measuring the radiation pattern of the antenna. Also, we are thankful to our colleagues who provided their expertise and contributions to conduct this research.
Publisher Copyright:
Copyright © 2019 The Institute of Electronics, Information and Communication Engineers.
Copyright:
Copyright 2019 Elsevier B.V., All rights reserved.
PY - 2019/5
Y1 - 2019/5
N2 - This paper looks into the underlying RF energy harvesting issues at low input ambient power levels below 0 dBm where efficiency degradation is severe. The proposed design aims to improve the rectenna sensitivity, efficiency, and output DC power. In the same manner, we are using a straightforward and compact size rectenna design. The receiving antenna is a coplanar waveguide (CPW) slot monopole antenna with harmonic suppression property and a peak measured gain of 3 dBi. Also, an improved antenna radiation characteristics, e.g radiation pattern and gain covering the desired operating band (ISM 2.45 GHz), is observed. The rectifier is a voltage doubler circuit based on microstrip (MS) structure. Two architectures of rectenna were carefully designed, fabricated and tested. The first layout; antenna, and rectifier were fabricated separately and then connected using a connector. The peak efficiency (40% at −5 dBm) achieved is lower than expected. To improve the efficiency, a high compactness and simple integration between antenna and rectifier are achieved by using a smooth CPW-MS transition. This design shows improved conversion efficiency measurement results which typically agree with the simulation results. The measured peak conversion efficiency is 72% at RF power level of −7 dBm and a load resistance of 2 kΩ.
AB - This paper looks into the underlying RF energy harvesting issues at low input ambient power levels below 0 dBm where efficiency degradation is severe. The proposed design aims to improve the rectenna sensitivity, efficiency, and output DC power. In the same manner, we are using a straightforward and compact size rectenna design. The receiving antenna is a coplanar waveguide (CPW) slot monopole antenna with harmonic suppression property and a peak measured gain of 3 dBi. Also, an improved antenna radiation characteristics, e.g radiation pattern and gain covering the desired operating band (ISM 2.45 GHz), is observed. The rectifier is a voltage doubler circuit based on microstrip (MS) structure. Two architectures of rectenna were carefully designed, fabricated and tested. The first layout; antenna, and rectifier were fabricated separately and then connected using a connector. The peak efficiency (40% at −5 dBm) achieved is lower than expected. To improve the efficiency, a high compactness and simple integration between antenna and rectifier are achieved by using a smooth CPW-MS transition. This design shows improved conversion efficiency measurement results which typically agree with the simulation results. The measured peak conversion efficiency is 72% at RF power level of −7 dBm and a load resistance of 2 kΩ.
UR - http://www.scopus.com/inward/record.url?scp=85065036432&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85065036432&partnerID=8YFLogxK
U2 - 10.1587/transele.2018ECP5065
DO - 10.1587/transele.2018ECP5065
M3 - Article
AN - SCOPUS:85065036432
VL - E102C
SP - 399
EP - 407
JO - IEICE Transactions on Electronics
JF - IEICE Transactions on Electronics
SN - 0916-8524
IS - 5
ER -