Energy management techniques for SOC design

Hiroto Yasuura, Tohru Ishihara, Masanori Muroyama

Research output: Chapter in Book/Report/Conference proceedingChapter

3 Citations (Scopus)

Abstract

One of the biggest problems in complicated and high-performance SoC design is management of energy and/or power consumption. In this chapter, we present energy management techniques in system design including HW and SW, SoC architecture and logic design. Dynamic power consumption is the major factor of energy consumption in the current CMOS digital circuits. The dynamic power consumption is affected by supply voltage, load capacitance and switching activity. We present approaches to controlling supply voltage, load capacitance and switching activity dynamically and statically in system architecture and algorithm design levels. We also discuss about the memory architecture for reducing power and energy in HW and SW co-design of SoC. In the future CMOS technology, leakage power consumption becomes dominant, because the threshold voltages are scaled as the transistor size shrinks. We summarize the techniques for reducing leakage power in system architecture design. The contents of the chapter include the following issues; (1) power and energy consumptions in SoC design, (2) tradeoff between energy and performance, (3) tradeoff among energy, QoS (i.e., latency and computational precision), reliability, and flexibility (4) techniques for reducing dynamic power consumption, and (5) leakage power reduction techniques

Original languageEnglish
Title of host publicationEssential Issues in SOC Design
Subtitle of host publicationDesigning Complex Systems-on-Chip
PublisherSpringer Netherlands
Pages177-223
Number of pages47
ISBN (Print)1402053517, 9781402053511
DOIs
Publication statusPublished - Dec 1 2006

Fingerprint

Energy management
Electric power utilization
Capacitance
Energy utilization
Logic design
Memory architecture
Digital circuits
Electric potential
Threshold voltage
Quality of service
Transistors
Systems analysis
System-on-chip

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Yasuura, H., Ishihara, T., & Muroyama, M. (2006). Energy management techniques for SOC design. In Essential Issues in SOC Design: Designing Complex Systems-on-Chip (pp. 177-223). Springer Netherlands. https://doi.org/10.1007/1-4020-5352-5_6

Energy management techniques for SOC design. / Yasuura, Hiroto; Ishihara, Tohru; Muroyama, Masanori.

Essential Issues in SOC Design: Designing Complex Systems-on-Chip. Springer Netherlands, 2006. p. 177-223.

Research output: Chapter in Book/Report/Conference proceedingChapter

Yasuura, H, Ishihara, T & Muroyama, M 2006, Energy management techniques for SOC design. in Essential Issues in SOC Design: Designing Complex Systems-on-Chip. Springer Netherlands, pp. 177-223. https://doi.org/10.1007/1-4020-5352-5_6
Yasuura H, Ishihara T, Muroyama M. Energy management techniques for SOC design. In Essential Issues in SOC Design: Designing Complex Systems-on-Chip. Springer Netherlands. 2006. p. 177-223 https://doi.org/10.1007/1-4020-5352-5_6
Yasuura, Hiroto ; Ishihara, Tohru ; Muroyama, Masanori. / Energy management techniques for SOC design. Essential Issues in SOC Design: Designing Complex Systems-on-Chip. Springer Netherlands, 2006. pp. 177-223
@inbook{8d28d9e85d2b4cd0a4e7465da97fe0ad,
title = "Energy management techniques for SOC design",
abstract = "One of the biggest problems in complicated and high-performance SoC design is management of energy and/or power consumption. In this chapter, we present energy management techniques in system design including HW and SW, SoC architecture and logic design. Dynamic power consumption is the major factor of energy consumption in the current CMOS digital circuits. The dynamic power consumption is affected by supply voltage, load capacitance and switching activity. We present approaches to controlling supply voltage, load capacitance and switching activity dynamically and statically in system architecture and algorithm design levels. We also discuss about the memory architecture for reducing power and energy in HW and SW co-design of SoC. In the future CMOS technology, leakage power consumption becomes dominant, because the threshold voltages are scaled as the transistor size shrinks. We summarize the techniques for reducing leakage power in system architecture design. The contents of the chapter include the following issues; (1) power and energy consumptions in SoC design, (2) tradeoff between energy and performance, (3) tradeoff among energy, QoS (i.e., latency and computational precision), reliability, and flexibility (4) techniques for reducing dynamic power consumption, and (5) leakage power reduction techniques",
author = "Hiroto Yasuura and Tohru Ishihara and Masanori Muroyama",
year = "2006",
month = "12",
day = "1",
doi = "10.1007/1-4020-5352-5_6",
language = "English",
isbn = "1402053517",
pages = "177--223",
booktitle = "Essential Issues in SOC Design",
publisher = "Springer Netherlands",
address = "Netherlands",

}

TY - CHAP

T1 - Energy management techniques for SOC design

AU - Yasuura, Hiroto

AU - Ishihara, Tohru

AU - Muroyama, Masanori

PY - 2006/12/1

Y1 - 2006/12/1

N2 - One of the biggest problems in complicated and high-performance SoC design is management of energy and/or power consumption. In this chapter, we present energy management techniques in system design including HW and SW, SoC architecture and logic design. Dynamic power consumption is the major factor of energy consumption in the current CMOS digital circuits. The dynamic power consumption is affected by supply voltage, load capacitance and switching activity. We present approaches to controlling supply voltage, load capacitance and switching activity dynamically and statically in system architecture and algorithm design levels. We also discuss about the memory architecture for reducing power and energy in HW and SW co-design of SoC. In the future CMOS technology, leakage power consumption becomes dominant, because the threshold voltages are scaled as the transistor size shrinks. We summarize the techniques for reducing leakage power in system architecture design. The contents of the chapter include the following issues; (1) power and energy consumptions in SoC design, (2) tradeoff between energy and performance, (3) tradeoff among energy, QoS (i.e., latency and computational precision), reliability, and flexibility (4) techniques for reducing dynamic power consumption, and (5) leakage power reduction techniques

AB - One of the biggest problems in complicated and high-performance SoC design is management of energy and/or power consumption. In this chapter, we present energy management techniques in system design including HW and SW, SoC architecture and logic design. Dynamic power consumption is the major factor of energy consumption in the current CMOS digital circuits. The dynamic power consumption is affected by supply voltage, load capacitance and switching activity. We present approaches to controlling supply voltage, load capacitance and switching activity dynamically and statically in system architecture and algorithm design levels. We also discuss about the memory architecture for reducing power and energy in HW and SW co-design of SoC. In the future CMOS technology, leakage power consumption becomes dominant, because the threshold voltages are scaled as the transistor size shrinks. We summarize the techniques for reducing leakage power in system architecture design. The contents of the chapter include the following issues; (1) power and energy consumptions in SoC design, (2) tradeoff between energy and performance, (3) tradeoff among energy, QoS (i.e., latency and computational precision), reliability, and flexibility (4) techniques for reducing dynamic power consumption, and (5) leakage power reduction techniques

UR - http://www.scopus.com/inward/record.url?scp=84892806753&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84892806753&partnerID=8YFLogxK

U2 - 10.1007/1-4020-5352-5_6

DO - 10.1007/1-4020-5352-5_6

M3 - Chapter

AN - SCOPUS:84892806753

SN - 1402053517

SN - 9781402053511

SP - 177

EP - 223

BT - Essential Issues in SOC Design

PB - Springer Netherlands

ER -