Fabrication of back-side illuminated complementary metal oxide semiconductor image sensor using compliant bump

Naoya Watanabe, Isao Tsunoda, Takayuki Takao, Koichiro Tanaka, Tanemasa Asano

Research output: Contribution to journalArticle

40 Citations (Scopus)

Abstract

We fabricated a back-side illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor in which a very-thin BSI photodiode array chip was stacked on a CMOS read-out circuit chip by compliant bumps. Cone-shaped bumps made of Au were prepared as the compliant bumps. The base diameter was 10-12 μm and the height was 9-10 μm. To fabricate the BSI CMOS image sensor, we developed a novel thin-chip assembly process. The key features of the process are as follows: preparation of a photodiode array wafer and a CMOS read-out circuit wafer, Au cone bump formation, bonding to support glass, thinning of the photodiode array wafer to 21 μm, through silicon via (TSV) formation using Cu electroplating, formation of back-side electrodes, transfer of the photodiode array wafer to a polymer support tape, dicing of the photodiode array wafer, separation of support tape, formation of Ni-Au bumps, dicing of CMOS read-out circuit wafer, and three-dimensional (3D) chip-stacking. The BSI CMOS image sensor thus fabricated has the following specifications: number of active pixels is 16,384 (128 × 128), photodiode size is approximately 18 μm square, photodiode pitch is 24 μm, and fill factor is approximately 55%. No defects were observed in the obtained image frames.

Original languageEnglish
Article number04DB01
JournalJapanese journal of applied physics
Volume49
Issue number4 PART 2
DOIs
Publication statusPublished - Apr 1 2010

Fingerprint

Photodiodes
Image sensors
photodiodes
CMOS
Fabrication
wafers
fabrication
sensors
Metals
chips
Tapes
tapes
Networks (circuits)
Cones
cones
electroplating
Electroplating
Oxide semiconductors
specifications
assembly

All Science Journal Classification (ASJC) codes

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Fabrication of back-side illuminated complementary metal oxide semiconductor image sensor using compliant bump. / Watanabe, Naoya; Tsunoda, Isao; Takao, Takayuki; Tanaka, Koichiro; Asano, Tanemasa.

In: Japanese journal of applied physics, Vol. 49, No. 4 PART 2, 04DB01, 01.04.2010.

Research output: Contribution to journalArticle

Watanabe, Naoya ; Tsunoda, Isao ; Takao, Takayuki ; Tanaka, Koichiro ; Asano, Tanemasa. / Fabrication of back-side illuminated complementary metal oxide semiconductor image sensor using compliant bump. In: Japanese journal of applied physics. 2010 ; Vol. 49, No. 4 PART 2.
@article{e6d1b297f06b46bc95f54c78f08326eb,
title = "Fabrication of back-side illuminated complementary metal oxide semiconductor image sensor using compliant bump",
abstract = "We fabricated a back-side illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor in which a very-thin BSI photodiode array chip was stacked on a CMOS read-out circuit chip by compliant bumps. Cone-shaped bumps made of Au were prepared as the compliant bumps. The base diameter was 10-12 μm and the height was 9-10 μm. To fabricate the BSI CMOS image sensor, we developed a novel thin-chip assembly process. The key features of the process are as follows: preparation of a photodiode array wafer and a CMOS read-out circuit wafer, Au cone bump formation, bonding to support glass, thinning of the photodiode array wafer to 21 μm, through silicon via (TSV) formation using Cu electroplating, formation of back-side electrodes, transfer of the photodiode array wafer to a polymer support tape, dicing of the photodiode array wafer, separation of support tape, formation of Ni-Au bumps, dicing of CMOS read-out circuit wafer, and three-dimensional (3D) chip-stacking. The BSI CMOS image sensor thus fabricated has the following specifications: number of active pixels is 16,384 (128 × 128), photodiode size is approximately 18 μm square, photodiode pitch is 24 μm, and fill factor is approximately 55{\%}. No defects were observed in the obtained image frames.",
author = "Naoya Watanabe and Isao Tsunoda and Takayuki Takao and Koichiro Tanaka and Tanemasa Asano",
year = "2010",
month = "4",
day = "1",
doi = "10.1143/JJAP.49.04DB01",
language = "English",
volume = "49",
journal = "Japanese Journal of Applied Physics",
issn = "0021-4922",
number = "4 PART 2",

}

TY - JOUR

T1 - Fabrication of back-side illuminated complementary metal oxide semiconductor image sensor using compliant bump

AU - Watanabe, Naoya

AU - Tsunoda, Isao

AU - Takao, Takayuki

AU - Tanaka, Koichiro

AU - Asano, Tanemasa

PY - 2010/4/1

Y1 - 2010/4/1

N2 - We fabricated a back-side illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor in which a very-thin BSI photodiode array chip was stacked on a CMOS read-out circuit chip by compliant bumps. Cone-shaped bumps made of Au were prepared as the compliant bumps. The base diameter was 10-12 μm and the height was 9-10 μm. To fabricate the BSI CMOS image sensor, we developed a novel thin-chip assembly process. The key features of the process are as follows: preparation of a photodiode array wafer and a CMOS read-out circuit wafer, Au cone bump formation, bonding to support glass, thinning of the photodiode array wafer to 21 μm, through silicon via (TSV) formation using Cu electroplating, formation of back-side electrodes, transfer of the photodiode array wafer to a polymer support tape, dicing of the photodiode array wafer, separation of support tape, formation of Ni-Au bumps, dicing of CMOS read-out circuit wafer, and three-dimensional (3D) chip-stacking. The BSI CMOS image sensor thus fabricated has the following specifications: number of active pixels is 16,384 (128 × 128), photodiode size is approximately 18 μm square, photodiode pitch is 24 μm, and fill factor is approximately 55%. No defects were observed in the obtained image frames.

AB - We fabricated a back-side illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor in which a very-thin BSI photodiode array chip was stacked on a CMOS read-out circuit chip by compliant bumps. Cone-shaped bumps made of Au were prepared as the compliant bumps. The base diameter was 10-12 μm and the height was 9-10 μm. To fabricate the BSI CMOS image sensor, we developed a novel thin-chip assembly process. The key features of the process are as follows: preparation of a photodiode array wafer and a CMOS read-out circuit wafer, Au cone bump formation, bonding to support glass, thinning of the photodiode array wafer to 21 μm, through silicon via (TSV) formation using Cu electroplating, formation of back-side electrodes, transfer of the photodiode array wafer to a polymer support tape, dicing of the photodiode array wafer, separation of support tape, formation of Ni-Au bumps, dicing of CMOS read-out circuit wafer, and three-dimensional (3D) chip-stacking. The BSI CMOS image sensor thus fabricated has the following specifications: number of active pixels is 16,384 (128 × 128), photodiode size is approximately 18 μm square, photodiode pitch is 24 μm, and fill factor is approximately 55%. No defects were observed in the obtained image frames.

UR - http://www.scopus.com/inward/record.url?scp=77952712937&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952712937&partnerID=8YFLogxK

U2 - 10.1143/JJAP.49.04DB01

DO - 10.1143/JJAP.49.04DB01

M3 - Article

AN - SCOPUS:77952712937

VL - 49

JO - Japanese Journal of Applied Physics

JF - Japanese Journal of Applied Physics

SN - 0021-4922

IS - 4 PART 2

M1 - 04DB01

ER -