Flexible system LSI for embedded systems and its optimization techniques

Akihiko Inoue, Tohru Ishihara, Hiroto Yasuura

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, we propose a chip architecture and design techniques to simultaneously reduce both the chip cost and power consumption of system-on-a-chip (SOCs). The chip cost of SOCs consists of the design cost, the mask cost, the fabrication cost, the package cost, and the test cost. In case that the production volume of one design is large, the fabrication cost becomes relatively larger than other costs. The minimization of the fabrication cost by shrinking the chip area has been the main problem to reduce the chip cost. SOCs are not always mass-produced and their design and the mask costs are dominant. We need new design criteria and a new design methodology for SOCs whose production volume is small. Our major contribution is a proposal of a design methodology based on new criteria suitable for SOC design. In our methodology, system designers use a pre-fabricated chip, called Flexible System LSI (FlexSys) chip, which consists of a processor, memories, and other cores specific to an application domain. At the fabrication phase, the power supply for unused parts of the FlexSys chip is cut off using a few additional masks which are designed for a specific application. This leads the reduction of wasteful power consumed by circuits which do not essentially contribute to the computation of the application. Since the basic die of the FlexSys is fabricated as a general purpose product, we can reduce the cost of the dies drastically. Experimental results show that about 30% power reduction can be achieved without performance loss by reducing the wasteful power consumption.

Original languageEnglish
Pages (from-to)179-205
Number of pages27
JournalDesign Automation for Embedded Systems
Volume5
Issue number2
DOIs
Publication statusPublished - Jun 1 2000

Fingerprint

Embedded systems
Costs
Masks
Fabrication
Electric power utilization
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture

Cite this

Flexible system LSI for embedded systems and its optimization techniques. / Inoue, Akihiko; Ishihara, Tohru; Yasuura, Hiroto.

In: Design Automation for Embedded Systems, Vol. 5, No. 2, 01.06.2000, p. 179-205.

Research output: Contribution to journalArticle

@article{965b4e47f80c4a75a6d012727720a2af,
title = "Flexible system LSI for embedded systems and its optimization techniques",
abstract = "In this paper, we propose a chip architecture and design techniques to simultaneously reduce both the chip cost and power consumption of system-on-a-chip (SOCs). The chip cost of SOCs consists of the design cost, the mask cost, the fabrication cost, the package cost, and the test cost. In case that the production volume of one design is large, the fabrication cost becomes relatively larger than other costs. The minimization of the fabrication cost by shrinking the chip area has been the main problem to reduce the chip cost. SOCs are not always mass-produced and their design and the mask costs are dominant. We need new design criteria and a new design methodology for SOCs whose production volume is small. Our major contribution is a proposal of a design methodology based on new criteria suitable for SOC design. In our methodology, system designers use a pre-fabricated chip, called Flexible System LSI (FlexSys) chip, which consists of a processor, memories, and other cores specific to an application domain. At the fabrication phase, the power supply for unused parts of the FlexSys chip is cut off using a few additional masks which are designed for a specific application. This leads the reduction of wasteful power consumed by circuits which do not essentially contribute to the computation of the application. Since the basic die of the FlexSys is fabricated as a general purpose product, we can reduce the cost of the dies drastically. Experimental results show that about 30{\%} power reduction can be achieved without performance loss by reducing the wasteful power consumption.",
author = "Akihiko Inoue and Tohru Ishihara and Hiroto Yasuura",
year = "2000",
month = "6",
day = "1",
doi = "10.1023/A:1008974723452",
language = "English",
volume = "5",
pages = "179--205",
journal = "Design Automation for Embedded Systems",
issn = "0929-5585",
publisher = "Springer Netherlands",
number = "2",

}

TY - JOUR

T1 - Flexible system LSI for embedded systems and its optimization techniques

AU - Inoue, Akihiko

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 2000/6/1

Y1 - 2000/6/1

N2 - In this paper, we propose a chip architecture and design techniques to simultaneously reduce both the chip cost and power consumption of system-on-a-chip (SOCs). The chip cost of SOCs consists of the design cost, the mask cost, the fabrication cost, the package cost, and the test cost. In case that the production volume of one design is large, the fabrication cost becomes relatively larger than other costs. The minimization of the fabrication cost by shrinking the chip area has been the main problem to reduce the chip cost. SOCs are not always mass-produced and their design and the mask costs are dominant. We need new design criteria and a new design methodology for SOCs whose production volume is small. Our major contribution is a proposal of a design methodology based on new criteria suitable for SOC design. In our methodology, system designers use a pre-fabricated chip, called Flexible System LSI (FlexSys) chip, which consists of a processor, memories, and other cores specific to an application domain. At the fabrication phase, the power supply for unused parts of the FlexSys chip is cut off using a few additional masks which are designed for a specific application. This leads the reduction of wasteful power consumed by circuits which do not essentially contribute to the computation of the application. Since the basic die of the FlexSys is fabricated as a general purpose product, we can reduce the cost of the dies drastically. Experimental results show that about 30% power reduction can be achieved without performance loss by reducing the wasteful power consumption.

AB - In this paper, we propose a chip architecture and design techniques to simultaneously reduce both the chip cost and power consumption of system-on-a-chip (SOCs). The chip cost of SOCs consists of the design cost, the mask cost, the fabrication cost, the package cost, and the test cost. In case that the production volume of one design is large, the fabrication cost becomes relatively larger than other costs. The minimization of the fabrication cost by shrinking the chip area has been the main problem to reduce the chip cost. SOCs are not always mass-produced and their design and the mask costs are dominant. We need new design criteria and a new design methodology for SOCs whose production volume is small. Our major contribution is a proposal of a design methodology based on new criteria suitable for SOC design. In our methodology, system designers use a pre-fabricated chip, called Flexible System LSI (FlexSys) chip, which consists of a processor, memories, and other cores specific to an application domain. At the fabrication phase, the power supply for unused parts of the FlexSys chip is cut off using a few additional masks which are designed for a specific application. This leads the reduction of wasteful power consumed by circuits which do not essentially contribute to the computation of the application. Since the basic die of the FlexSys is fabricated as a general purpose product, we can reduce the cost of the dies drastically. Experimental results show that about 30% power reduction can be achieved without performance loss by reducing the wasteful power consumption.

UR - http://www.scopus.com/inward/record.url?scp=0034206032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034206032&partnerID=8YFLogxK

U2 - 10.1023/A:1008974723452

DO - 10.1023/A:1008974723452

M3 - Article

AN - SCOPUS:0034206032

VL - 5

SP - 179

EP - 205

JO - Design Automation for Embedded Systems

JF - Design Automation for Embedded Systems

SN - 0929-5585

IS - 2

ER -