Functional information extraction from combinational circuits

Masahiko Ohmura, Hiroto Yasuura, Keikichi Tamaru

Research output: Contribution to journalArticle

Abstract

This paper proposes a technique of functional information extraction which transforms design description at the logic circuit level in the LSI design process to a description at functional level. This technology is considered to be a powerful means of logic design verification similar to the circuit extraction technology already in practical use for layout design verification. Moreover, by automatically generating function description language from given circuit description, it can be used in functional and fault simulations and is useful in reusing circuits. An extraction technique of logic and arithmetic functions of combinational circuits is investigated herein. As internal representation of logic functions, binary decision diagrams are used for efficient treatment. For extraction of arithmetic functions, a technique of first extracting logic functions, and then representing them by arithmetic expressions is used. This technique has a characteristic that the same function description is obtained from circuits with the same functions even though their circuit structures are different. Therefore, functional information extraction independent of circuit structure can be done. This paper describes first the extraction of logic functions, which is the basic technique, and then explains the arithmetic function extraction technique. Finally, some concrete examples are evaluated.

Original languageEnglish
Pages (from-to)28-38
Number of pages11
JournalElectronics and Communications in Japan (Part III: Fundamental Electronic Science)
Volume74
Issue number11
DOIs
Publication statusPublished - Jan 1 1991
Externally publishedYes

Fingerprint

Combinatorial circuits
Networks (circuits)
Binary decision diagrams
Logic design
Logic circuits

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Functional information extraction from combinational circuits. / Ohmura, Masahiko; Yasuura, Hiroto; Tamaru, Keikichi.

In: Electronics and Communications in Japan (Part III: Fundamental Electronic Science), Vol. 74, No. 11, 01.01.1991, p. 28-38.

Research output: Contribution to journalArticle

@article{155857d91ade495dbc6dfeae2ad4e8eb,
title = "Functional information extraction from combinational circuits",
abstract = "This paper proposes a technique of functional information extraction which transforms design description at the logic circuit level in the LSI design process to a description at functional level. This technology is considered to be a powerful means of logic design verification similar to the circuit extraction technology already in practical use for layout design verification. Moreover, by automatically generating function description language from given circuit description, it can be used in functional and fault simulations and is useful in reusing circuits. An extraction technique of logic and arithmetic functions of combinational circuits is investigated herein. As internal representation of logic functions, binary decision diagrams are used for efficient treatment. For extraction of arithmetic functions, a technique of first extracting logic functions, and then representing them by arithmetic expressions is used. This technique has a characteristic that the same function description is obtained from circuits with the same functions even though their circuit structures are different. Therefore, functional information extraction independent of circuit structure can be done. This paper describes first the extraction of logic functions, which is the basic technique, and then explains the arithmetic function extraction technique. Finally, some concrete examples are evaluated.",
author = "Masahiko Ohmura and Hiroto Yasuura and Keikichi Tamaru",
year = "1991",
month = "1",
day = "1",
doi = "10.1002/ecjc.4430741103",
language = "English",
volume = "74",
pages = "28--38",
journal = "Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "1042-0967",
publisher = "John Wiley and Sons Inc.",
number = "11",

}

TY - JOUR

T1 - Functional information extraction from combinational circuits

AU - Ohmura, Masahiko

AU - Yasuura, Hiroto

AU - Tamaru, Keikichi

PY - 1991/1/1

Y1 - 1991/1/1

N2 - This paper proposes a technique of functional information extraction which transforms design description at the logic circuit level in the LSI design process to a description at functional level. This technology is considered to be a powerful means of logic design verification similar to the circuit extraction technology already in practical use for layout design verification. Moreover, by automatically generating function description language from given circuit description, it can be used in functional and fault simulations and is useful in reusing circuits. An extraction technique of logic and arithmetic functions of combinational circuits is investigated herein. As internal representation of logic functions, binary decision diagrams are used for efficient treatment. For extraction of arithmetic functions, a technique of first extracting logic functions, and then representing them by arithmetic expressions is used. This technique has a characteristic that the same function description is obtained from circuits with the same functions even though their circuit structures are different. Therefore, functional information extraction independent of circuit structure can be done. This paper describes first the extraction of logic functions, which is the basic technique, and then explains the arithmetic function extraction technique. Finally, some concrete examples are evaluated.

AB - This paper proposes a technique of functional information extraction which transforms design description at the logic circuit level in the LSI design process to a description at functional level. This technology is considered to be a powerful means of logic design verification similar to the circuit extraction technology already in practical use for layout design verification. Moreover, by automatically generating function description language from given circuit description, it can be used in functional and fault simulations and is useful in reusing circuits. An extraction technique of logic and arithmetic functions of combinational circuits is investigated herein. As internal representation of logic functions, binary decision diagrams are used for efficient treatment. For extraction of arithmetic functions, a technique of first extracting logic functions, and then representing them by arithmetic expressions is used. This technique has a characteristic that the same function description is obtained from circuits with the same functions even though their circuit structures are different. Therefore, functional information extraction independent of circuit structure can be done. This paper describes first the extraction of logic functions, which is the basic technique, and then explains the arithmetic function extraction technique. Finally, some concrete examples are evaluated.

UR - http://www.scopus.com/inward/record.url?scp=0026259455&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026259455&partnerID=8YFLogxK

U2 - 10.1002/ecjc.4430741103

DO - 10.1002/ecjc.4430741103

M3 - Article

VL - 74

SP - 28

EP - 38

JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 1042-0967

IS - 11

ER -