Hardware implementation and evaluation of the Flexible router architecture for NoCs

Hossam El-Sayed, Mohammed Ragab, Mohammed S. Sayed, Victor Goulart

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The core of the Network on Chips is the router; therefore it is needed to design routers that meet the requirements of performance, area and power. In order to improve its performance, some techniques tend to increase the number of buffers, but it is responsible for a large portion of the router area and power. In the Flexible router architecture, the performance of the router increased in terms of increasing the saturation rate while having the same number of buffers as the Base router. Moreover, it was found that at high injection rates, the Flexible router outperforms the base router by near 14.3% in throughput, 27.6% of Latency and 15% increase in saturation point for uniform random traffic. This Paper focuses on hardware implementation and evaluation of the Flexible Router to verify its functionality and evaluate its performance compared to the base router. We use a cycle-accurate NoC simulation system implemented in Verilog HDL under uniform, neighbor, and hotspot traffic patterns.

Original languageEnglish
Title of host publication2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages621-624
Number of pages4
ISBN (Print)9781479924523
DOIs
Publication statusPublished - Jan 1 2013
Event2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013 - Abu Dhabi, United Arab Emirates
Duration: Dec 8 2013Dec 11 2013

Publication series

NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Other

Other2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013
CountryUnited Arab Emirates
CityAbu Dhabi
Period12/8/1312/11/13

Fingerprint

Routers
Hardware
Computer hardware description languages
Throughput

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

El-Sayed, H., Ragab, M., Sayed, M. S., & Goulart, V. (2013). Hardware implementation and evaluation of the Flexible router architecture for NoCs. In 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013 (pp. 621-624). [6815491] (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICECS.2013.6815491

Hardware implementation and evaluation of the Flexible router architecture for NoCs. / El-Sayed, Hossam; Ragab, Mohammed; Sayed, Mohammed S.; Goulart, Victor.

2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013. Institute of Electrical and Electronics Engineers Inc., 2013. p. 621-624 6815491 (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

El-Sayed, H, Ragab, M, Sayed, MS & Goulart, V 2013, Hardware implementation and evaluation of the Flexible router architecture for NoCs. in 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013., 6815491, Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, Institute of Electrical and Electronics Engineers Inc., pp. 621-624, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013, Abu Dhabi, United Arab Emirates, 12/8/13. https://doi.org/10.1109/ICECS.2013.6815491
El-Sayed H, Ragab M, Sayed MS, Goulart V. Hardware implementation and evaluation of the Flexible router architecture for NoCs. In 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013. Institute of Electrical and Electronics Engineers Inc. 2013. p. 621-624. 6815491. (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems). https://doi.org/10.1109/ICECS.2013.6815491
El-Sayed, Hossam ; Ragab, Mohammed ; Sayed, Mohammed S. ; Goulart, Victor. / Hardware implementation and evaluation of the Flexible router architecture for NoCs. 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013. Institute of Electrical and Electronics Engineers Inc., 2013. pp. 621-624 (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems).
@inproceedings{b99cbe00deb6403d9a34aa35231ced8a,
title = "Hardware implementation and evaluation of the Flexible router architecture for NoCs",
abstract = "The core of the Network on Chips is the router; therefore it is needed to design routers that meet the requirements of performance, area and power. In order to improve its performance, some techniques tend to increase the number of buffers, but it is responsible for a large portion of the router area and power. In the Flexible router architecture, the performance of the router increased in terms of increasing the saturation rate while having the same number of buffers as the Base router. Moreover, it was found that at high injection rates, the Flexible router outperforms the base router by near 14.3{\%} in throughput, 27.6{\%} of Latency and 15{\%} increase in saturation point for uniform random traffic. This Paper focuses on hardware implementation and evaluation of the Flexible Router to verify its functionality and evaluate its performance compared to the base router. We use a cycle-accurate NoC simulation system implemented in Verilog HDL under uniform, neighbor, and hotspot traffic patterns.",
author = "Hossam El-Sayed and Mohammed Ragab and Sayed, {Mohammed S.} and Victor Goulart",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/ICECS.2013.6815491",
language = "English",
isbn = "9781479924523",
series = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "621--624",
booktitle = "2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013",
address = "United States",

}

TY - GEN

T1 - Hardware implementation and evaluation of the Flexible router architecture for NoCs

AU - El-Sayed, Hossam

AU - Ragab, Mohammed

AU - Sayed, Mohammed S.

AU - Goulart, Victor

PY - 2013/1/1

Y1 - 2013/1/1

N2 - The core of the Network on Chips is the router; therefore it is needed to design routers that meet the requirements of performance, area and power. In order to improve its performance, some techniques tend to increase the number of buffers, but it is responsible for a large portion of the router area and power. In the Flexible router architecture, the performance of the router increased in terms of increasing the saturation rate while having the same number of buffers as the Base router. Moreover, it was found that at high injection rates, the Flexible router outperforms the base router by near 14.3% in throughput, 27.6% of Latency and 15% increase in saturation point for uniform random traffic. This Paper focuses on hardware implementation and evaluation of the Flexible Router to verify its functionality and evaluate its performance compared to the base router. We use a cycle-accurate NoC simulation system implemented in Verilog HDL under uniform, neighbor, and hotspot traffic patterns.

AB - The core of the Network on Chips is the router; therefore it is needed to design routers that meet the requirements of performance, area and power. In order to improve its performance, some techniques tend to increase the number of buffers, but it is responsible for a large portion of the router area and power. In the Flexible router architecture, the performance of the router increased in terms of increasing the saturation rate while having the same number of buffers as the Base router. Moreover, it was found that at high injection rates, the Flexible router outperforms the base router by near 14.3% in throughput, 27.6% of Latency and 15% increase in saturation point for uniform random traffic. This Paper focuses on hardware implementation and evaluation of the Flexible Router to verify its functionality and evaluate its performance compared to the base router. We use a cycle-accurate NoC simulation system implemented in Verilog HDL under uniform, neighbor, and hotspot traffic patterns.

UR - http://www.scopus.com/inward/record.url?scp=84901404294&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901404294&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2013.6815491

DO - 10.1109/ICECS.2013.6815491

M3 - Conference contribution

AN - SCOPUS:84901404294

SN - 9781479924523

T3 - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

SP - 621

EP - 624

BT - 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems, ICECS 2013

PB - Institute of Electrical and Electronics Engineers Inc.

ER -