Hierarchical intellectual property protection using partially-mergeable cores

Vikram Iyengar; Hiroshi Date; Makoto Sugihara; Krishnendu Chakrabarty

Hierarchical intellectual property protection using partially-mergeable cores

Vikram Iyengar, Hiroshi Date, Makoto Sugihara, Krishnendu Chakrabarty

Research output: Contribution to journal › Article › peer-review

Abstract

We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.

Original language	English
Pages (from-to)	2632-2638
Number of pages	7
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume	E84-A
Issue number	11
Publication status	Published - Nov 2001
Externally published	Yes

All Science Journal Classification (ASJC) codes

Signal Processing
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering
Applied Mathematics

Cite this

@article{8124703a88354f0aa6e5906cdd212032,

title = "Hierarchical intellectual property protection using partially-mergeable cores",

abstract = "We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.",

author = "Vikram Iyengar and Hiroshi Date and Makoto Sugihara and Krishnendu Chakrabarty",

year = "2001",

month = nov,

language = "English",

volume = "E84-A",

pages = "2632--2638",

journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",

issn = "0916-8508",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "11",

}

TY - JOUR

T1 - Hierarchical intellectual property protection using partially-mergeable cores

AU - Iyengar, Vikram

AU - Date, Hiroshi

AU - Sugihara, Makoto

AU - Chakrabarty, Krishnendu

PY - 2001/11

Y1 - 2001/11

N2 - We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.

AB - We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.

UR - http://www.scopus.com/inward/record.url?scp=0035518170&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035518170&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0035518170

SN - 0916-8508

VL - E84-A

SP - 2632

EP - 2638

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

IS - 11

ER -

Hierarchical intellectual property protection using partially-mergeable cores

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this