High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications

Manal M. Mohamed, Ghazal A. Fahmy, Adel B. Abdel-Rahman, Ahmed Allam, Adel Barakat, Mohammed Abo-Zahhad, Hongting Jia, Ramesh Pokharel

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper presents a high-efficiency CMOS rectifier based on an improved dynamic threshold reduction technique (DTR). The proposed DTR consists of a clamper circuit that biases the gates of pMOS diode switches through a capacitor and diode-connected pMOS transistor. The clamper is used to insert a negative dc level to the input RF signal; therefore, more negative RF signal can be obtained to bias the gates of the main rectifying pMOS devices during its conduction phase. This mechanism reduces the threshold voltage of the main pMOS transistors and increases their sensitivity to the RF input signal. The proposed rectifier is implemented in a 0.18-μm CMOS technology and tested. The measurement shows a peak power conversion efficiency of 86% and an output voltage of 0.52 V at an input power of-16.5 dBm and an input frequency of 402 MHz. The core area of chip excluding measurement pads is 0.024 mm2

Original languageEnglish
Article number8443341
Pages (from-to)46826-46832
Number of pages7
JournalIEEE Access
Volume6
DOIs
Publication statusPublished - Aug 21 2018

Fingerprint

Transistors
Diodes
Threshold voltage
Conversion efficiency
Capacitors
Switches
Networks (circuits)
Electric potential

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Materials Science(all)
  • Engineering(all)

Cite this

Mohamed, M. M., Fahmy, G. A., Abdel-Rahman, A. B., Allam, A., Barakat, A., Abo-Zahhad, M., ... Pokharel, R. (2018). High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications. IEEE Access, 6, 46826-46832. [8443341]. https://doi.org/10.1109/ACCESS.2018.2866457

High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications. / Mohamed, Manal M.; Fahmy, Ghazal A.; Abdel-Rahman, Adel B.; Allam, Ahmed; Barakat, Adel; Abo-Zahhad, Mohammed; Jia, Hongting; Pokharel, Ramesh.

In: IEEE Access, Vol. 6, 8443341, 21.08.2018, p. 46826-46832.

Research output: Contribution to journalArticle

Mohamed, MM, Fahmy, GA, Abdel-Rahman, AB, Allam, A, Barakat, A, Abo-Zahhad, M, Jia, H & Pokharel, R 2018, 'High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications', IEEE Access, vol. 6, 8443341, pp. 46826-46832. https://doi.org/10.1109/ACCESS.2018.2866457
Mohamed MM, Fahmy GA, Abdel-Rahman AB, Allam A, Barakat A, Abo-Zahhad M et al. High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications. IEEE Access. 2018 Aug 21;6:46826-46832. 8443341. https://doi.org/10.1109/ACCESS.2018.2866457
Mohamed, Manal M. ; Fahmy, Ghazal A. ; Abdel-Rahman, Adel B. ; Allam, Ahmed ; Barakat, Adel ; Abo-Zahhad, Mohammed ; Jia, Hongting ; Pokharel, Ramesh. / High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications. In: IEEE Access. 2018 ; Vol. 6. pp. 46826-46832.
@article{77587daee0af4a518bd014d2519de27f,
title = "High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications",
abstract = "This paper presents a high-efficiency CMOS rectifier based on an improved dynamic threshold reduction technique (DTR). The proposed DTR consists of a clamper circuit that biases the gates of pMOS diode switches through a capacitor and diode-connected pMOS transistor. The clamper is used to insert a negative dc level to the input RF signal; therefore, more negative RF signal can be obtained to bias the gates of the main rectifying pMOS devices during its conduction phase. This mechanism reduces the threshold voltage of the main pMOS transistors and increases their sensitivity to the RF input signal. The proposed rectifier is implemented in a 0.18-μm CMOS technology and tested. The measurement shows a peak power conversion efficiency of 86{\%} and an output voltage of 0.52 V at an input power of-16.5 dBm and an input frequency of 402 MHz. The core area of chip excluding measurement pads is 0.024 mm2",
author = "Mohamed, {Manal M.} and Fahmy, {Ghazal A.} and Abdel-Rahman, {Adel B.} and Ahmed Allam and Adel Barakat and Mohammed Abo-Zahhad and Hongting Jia and Ramesh Pokharel",
year = "2018",
month = "8",
day = "21",
doi = "10.1109/ACCESS.2018.2866457",
language = "English",
volume = "6",
pages = "46826--46832",
journal = "IEEE Access",
issn = "2169-3536",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - High-Efficiency CMOS RF-to-DC Rectifier Based on Dynamic Threshold Reduction Technique for Wireless Charging Applications

AU - Mohamed, Manal M.

AU - Fahmy, Ghazal A.

AU - Abdel-Rahman, Adel B.

AU - Allam, Ahmed

AU - Barakat, Adel

AU - Abo-Zahhad, Mohammed

AU - Jia, Hongting

AU - Pokharel, Ramesh

PY - 2018/8/21

Y1 - 2018/8/21

N2 - This paper presents a high-efficiency CMOS rectifier based on an improved dynamic threshold reduction technique (DTR). The proposed DTR consists of a clamper circuit that biases the gates of pMOS diode switches through a capacitor and diode-connected pMOS transistor. The clamper is used to insert a negative dc level to the input RF signal; therefore, more negative RF signal can be obtained to bias the gates of the main rectifying pMOS devices during its conduction phase. This mechanism reduces the threshold voltage of the main pMOS transistors and increases their sensitivity to the RF input signal. The proposed rectifier is implemented in a 0.18-μm CMOS technology and tested. The measurement shows a peak power conversion efficiency of 86% and an output voltage of 0.52 V at an input power of-16.5 dBm and an input frequency of 402 MHz. The core area of chip excluding measurement pads is 0.024 mm2

AB - This paper presents a high-efficiency CMOS rectifier based on an improved dynamic threshold reduction technique (DTR). The proposed DTR consists of a clamper circuit that biases the gates of pMOS diode switches through a capacitor and diode-connected pMOS transistor. The clamper is used to insert a negative dc level to the input RF signal; therefore, more negative RF signal can be obtained to bias the gates of the main rectifying pMOS devices during its conduction phase. This mechanism reduces the threshold voltage of the main pMOS transistors and increases their sensitivity to the RF input signal. The proposed rectifier is implemented in a 0.18-μm CMOS technology and tested. The measurement shows a peak power conversion efficiency of 86% and an output voltage of 0.52 V at an input power of-16.5 dBm and an input frequency of 402 MHz. The core area of chip excluding measurement pads is 0.024 mm2

UR - http://www.scopus.com/inward/record.url?scp=85052715787&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85052715787&partnerID=8YFLogxK

U2 - 10.1109/ACCESS.2018.2866457

DO - 10.1109/ACCESS.2018.2866457

M3 - Article

AN - SCOPUS:85052715787

VL - 6

SP - 46826

EP - 46832

JO - IEEE Access

JF - IEEE Access

SN - 2169-3536

M1 - 8443341

ER -