High efficient impedance matching circuit of power amplifier combined with antenna

Shingo Nakamura, Ramesh K. Pokharel, Keiji Yoshida, Haruichi Kanaya, Daisuke Kanemoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper describes the design of the power amplifier (PA) for 5GHz WLAN transmitter. In order to realize the high power added efficiency (PAE), impedance matching circuit is calculated by using the load-pull method. In this case, output impedance of the PA is different from 50 ohm. Our proposed 5 GHz class-A PA matched to the impedance of maximum PAE is designed. This PA has 9.82 dB of gain and 20.2 % of PAE which is 1.8 point larger than that of 50 ohm impedance matched PA. This PA is fabricated on the 0.18 um CMOS technology and measured the RF properties.

Original languageEnglish
Title of host publicationProceedings, APWiMob 2014
Subtitle of host publicationIEEE Asia Pacific Conference on Wireless and Mobile 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages84-87
Number of pages4
ISBN (Electronic)9781479937110
DOIs
Publication statusPublished - Oct 10 2014
Event2014 International Conference on IEEE Asia Pacific Conference on Wireless and Mobile, APWiMob 2014 - Bali, Indonesia
Duration: Aug 28 2014Aug 30 2014

Publication series

NameProceedings, APWiMob 2014: IEEE Asia Pacific Conference on Wireless and Mobile 2014

Other

Other2014 International Conference on IEEE Asia Pacific Conference on Wireless and Mobile, APWiMob 2014
Country/TerritoryIndonesia
CityBali
Period8/28/148/30/14

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Science Applications
  • Software

Fingerprint

Dive into the research topics of 'High efficient impedance matching circuit of power amplifier combined with antenna'. Together they form a unique fingerprint.

Cite this