Instruction encoding for reducing power consumption of I-ROMs based on execution locality

Koji Inoue, Vasily G. Moshnyaga, Kazuaki Murakami

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we propose an instruction encoding scheme to reduce power consumption of instruction ROMs. The power consumption of the instruction ROM strongly depends on the switching activity of bit-lines due to their large load capacitance. In our approach, the binary-patterns to be assigned as op-codes are determined based on the frequency of instructions in order to reduce the number of bit-line dis-charging. Simulation results show that our approach can reduce 40% of bit-line switchings from a conventional organization.

Original languageEnglish
Pages (from-to)799-805
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE86-A
Issue number4
Publication statusPublished - Apr 2003
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint Dive into the research topics of 'Instruction encoding for reducing power consumption of I-ROMs based on execution locality'. Together they form a unique fingerprint.

Cite this