Instruction scheduling for power reduction in processor-based system design

Hiroyuki Tomiyama, Tohru Ishihara, Akihiko Inoue, Hiroto Yasuura

Research output: Contribution to journalConference article

24 Citations (Scopus)


This paper proposes an instruction scheduling technique to reduce power consumed for off-chip driving. The technique minimizes the switching activity of a data bus between an on-chip cache and a main memory when instruction cache misses occur. The scheduling problem is formulated and a scheduling algorithm is also presented. Experimental results demonstrate the effectiveness and the efficiency of the proposed algorithm.

Original languageEnglish
Article number655958
Pages (from-to)855-860
Number of pages6
JournalProceedings -Design, Automation and Test in Europe, DATE
Publication statusPublished - Dec 1 1998
EventDesign, Automation and Test in Europe, DATE 1998 - Paris, France
Duration: Feb 23 1998Feb 26 1998


All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this