Lock and unlock: A data management algorithm for a security-aware cache

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper proposes an efficient cache line management algorithm for a security-aware cache architecture (SCache). SCache attempts to detect the corruption of return address values at runtime. When a return address store is executed, the cache generates a replica of the return address. This copied data is treated as read only. Subsequently, when the corresponding return address load is performed, the cache verifies the return address value loaded from the memory stack by means of comparing it with the replica data. Unfortunately, since the replica data is also a candidate for cache line replacements, SCache does not work well for application programs that cause higher cache miss rates. To resolve this issue, a lock and unlock data management algorithm is proposed in order to improve the security of SCache. The experimental results show that a proposed SCache model can protect about 99% of return address loads from the threat of buffer overflow attacks, while it worsens the processor performance by only 1%, compared with a non-secure conventional cache.

Original languageEnglish
Title of host publicationICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems
Pages1093-1096
Number of pages4
DOIs
Publication statusPublished - Dec 1 2006
EventICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems - Nice, France
Duration: Dec 10 2006Dec 13 2006

Publication series

NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Other

OtherICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems
CountryFrance
CityNice
Period12/10/0612/13/06

Fingerprint

Information management
Application programs
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Inoue, K. (2006). Lock and unlock: A data management algorithm for a security-aware cache. In ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems (pp. 1093-1096). [4263561] (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems). https://doi.org/10.1109/ICECS.2006.379629

Lock and unlock : A data management algorithm for a security-aware cache. / Inoue, Koji.

ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems. 2006. p. 1093-1096 4263561 (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Inoue, K 2006, Lock and unlock: A data management algorithm for a security-aware cache. in ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems., 4263561, Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, pp. 1093-1096, ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems, Nice, France, 12/10/06. https://doi.org/10.1109/ICECS.2006.379629
Inoue K. Lock and unlock: A data management algorithm for a security-aware cache. In ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems. 2006. p. 1093-1096. 4263561. (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems). https://doi.org/10.1109/ICECS.2006.379629
Inoue, Koji. / Lock and unlock : A data management algorithm for a security-aware cache. ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems. 2006. pp. 1093-1096 (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems).
@inproceedings{8742044c1c6a43e28832b9c5d5dce463,
title = "Lock and unlock: A data management algorithm for a security-aware cache",
abstract = "This paper proposes an efficient cache line management algorithm for a security-aware cache architecture (SCache). SCache attempts to detect the corruption of return address values at runtime. When a return address store is executed, the cache generates a replica of the return address. This copied data is treated as read only. Subsequently, when the corresponding return address load is performed, the cache verifies the return address value loaded from the memory stack by means of comparing it with the replica data. Unfortunately, since the replica data is also a candidate for cache line replacements, SCache does not work well for application programs that cause higher cache miss rates. To resolve this issue, a lock and unlock data management algorithm is proposed in order to improve the security of SCache. The experimental results show that a proposed SCache model can protect about 99{\%} of return address loads from the threat of buffer overflow attacks, while it worsens the processor performance by only 1{\%}, compared with a non-secure conventional cache.",
author = "Koji Inoue",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/ICECS.2006.379629",
language = "English",
isbn = "1424403952",
series = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",
pages = "1093--1096",
booktitle = "ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems",

}

TY - GEN

T1 - Lock and unlock

T2 - A data management algorithm for a security-aware cache

AU - Inoue, Koji

PY - 2006/12/1

Y1 - 2006/12/1

N2 - This paper proposes an efficient cache line management algorithm for a security-aware cache architecture (SCache). SCache attempts to detect the corruption of return address values at runtime. When a return address store is executed, the cache generates a replica of the return address. This copied data is treated as read only. Subsequently, when the corresponding return address load is performed, the cache verifies the return address value loaded from the memory stack by means of comparing it with the replica data. Unfortunately, since the replica data is also a candidate for cache line replacements, SCache does not work well for application programs that cause higher cache miss rates. To resolve this issue, a lock and unlock data management algorithm is proposed in order to improve the security of SCache. The experimental results show that a proposed SCache model can protect about 99% of return address loads from the threat of buffer overflow attacks, while it worsens the processor performance by only 1%, compared with a non-secure conventional cache.

AB - This paper proposes an efficient cache line management algorithm for a security-aware cache architecture (SCache). SCache attempts to detect the corruption of return address values at runtime. When a return address store is executed, the cache generates a replica of the return address. This copied data is treated as read only. Subsequently, when the corresponding return address load is performed, the cache verifies the return address value loaded from the memory stack by means of comparing it with the replica data. Unfortunately, since the replica data is also a candidate for cache line replacements, SCache does not work well for application programs that cause higher cache miss rates. To resolve this issue, a lock and unlock data management algorithm is proposed in order to improve the security of SCache. The experimental results show that a proposed SCache model can protect about 99% of return address loads from the threat of buffer overflow attacks, while it worsens the processor performance by only 1%, compared with a non-secure conventional cache.

UR - http://www.scopus.com/inward/record.url?scp=47349111332&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47349111332&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2006.379629

DO - 10.1109/ICECS.2006.379629

M3 - Conference contribution

AN - SCOPUS:47349111332

SN - 1424403952

SN - 9781424403950

T3 - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

SP - 1093

EP - 1096

BT - ICECS 2006 - 13th IEEE International Conference on Electronics, Circuits and Systems

ER -