Low byte/flop implementation of iterative solver for sparse matrices derived from stencil computations

Kenji Ono, Shuichi Chiba, Shunsuke Inoue, Kazuo Minami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Practical simulators require high-performance iterative methods and efficient boundary conditions, especially in the field of computational fluid dynamics. In this paper, we propose a novel bitrepresentation technique to enhance the performance of such simulators. The technique is applied to an iterative kernel implementation that treats various boundary conditions in a stencil computation on a structured grid system. This approach reduces traffic from the main memory to CPU, and effectively utilizes Single Instruction–Multiple Data (SIMD) stream units with cache because of the bit-representation and compression of matrix elements. The proposed implementation also replaces if-branch statements with mask operations using the bit expression. This promotes the optimization of code during compilation and runtime. To evaluate the performance of the proposed implementation, we employ the Red–Black SOR and BiCGstab algorithms. Experimental results show that the proposed approach is up to 3.5 times faster than a naïve implementation on both the Intel and Fujitsu Sparc architectures.

Original languageEnglish
Title of host publicationHigh Performance Computing for Computational Science - VECPAR 2014 - 11th International Conference, Revised Selected Papers
EditorsOsni Marques, Michel Dayde, Kengo Nakajima
PublisherSpringer Verlag
Pages192-205
Number of pages14
ISBN (Print)9783319173528
DOIs
Publication statusPublished - 2015
Event11th International Conference on High Performance Computing for Computational Science, VECPAR 2014 - Eugene, United States
Duration: Jun 30 2014Jul 3 2014

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume8969
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other11th International Conference on High Performance Computing for Computational Science, VECPAR 2014
CountryUnited States
CityEugene
Period6/30/147/3/14

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'Low byte/flop implementation of iterative solver for sparse matrices derived from stencil computations'. Together they form a unique fingerprint.

  • Cite this

    Ono, K., Chiba, S., Inoue, S., & Minami, K. (2015). Low byte/flop implementation of iterative solver for sparse matrices derived from stencil computations. In O. Marques, M. Dayde, & K. Nakajima (Eds.), High Performance Computing for Computational Science - VECPAR 2014 - 11th International Conference, Revised Selected Papers (pp. 192-205). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 8969). Springer Verlag. https://doi.org/10.1007/978-3-319-17353-5_17