Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme

A. Shinya, T. Ishihara, Inoue Koji, K. Nozaki, S. Kita, M. Notomi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

We propose an optical parallel adder based on a binary decision diagram that can calculate simply by propagating light through electrically controlled optical pass gates. The CARRY and CARRY operations are multiplexed in one circuit by a wavelength division multiplexing scheme to reduce the number of optical elements, and only a single gate constitutes the critical path for one digit calculation. The processing time reaches picoseconds per digit when we use a 100-μm-long optical path gates, which is ten times faster than a CMOS circuit.

Original languageEnglish
Title of host publicationOptical Data Science
Subtitle of host publicationTrends Shaping the Future of Photonics
EditorsBahram Jalali
PublisherSPIE
ISBN (Electronic)9781510615878
DOIs
Publication statusPublished - Jan 1 2018
EventOptical Data Science: Trends Shaping the Future of Photonics 2018 - San Francisco, United States
Duration: Jan 30 2018Jan 31 2018

Publication series

NameProceedings of SPIE - The International Society for Optical Engineering
Volume10551
ISSN (Print)0277-786X
ISSN (Electronic)1996-756X

Other

OtherOptical Data Science: Trends Shaping the Future of Photonics 2018
CountryUnited States
CitySan Francisco
Period1/30/181/31/18

Fingerprint

Binary decision diagrams
Decision Diagrams
Adders
wavelength division multiplexing
Multiplexing
Wavelength division multiplexing
Latency
Division
digits
diagrams
Wavelength
Binary
Networks (circuits)
Optical devices
Digit
optical paths
Critical Path
CMOS
Processing
Calculate

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Shinya, A., Ishihara, T., Koji, I., Nozaki, K., Kita, S., & Notomi, M. (2018). Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme. In B. Jalali (Ed.), Optical Data Science: Trends Shaping the Future of Photonics [1055106] (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 10551). SPIE. https://doi.org/10.1117/12.2296842

Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme. / Shinya, A.; Ishihara, T.; Koji, Inoue; Nozaki, K.; Kita, S.; Notomi, M.

Optical Data Science: Trends Shaping the Future of Photonics. ed. / Bahram Jalali. SPIE, 2018. 1055106 (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 10551).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shinya, A, Ishihara, T, Koji, I, Nozaki, K, Kita, S & Notomi, M 2018, Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme. in B Jalali (ed.), Optical Data Science: Trends Shaping the Future of Photonics., 1055106, Proceedings of SPIE - The International Society for Optical Engineering, vol. 10551, SPIE, Optical Data Science: Trends Shaping the Future of Photonics 2018, San Francisco, United States, 1/30/18. https://doi.org/10.1117/12.2296842
Shinya A, Ishihara T, Koji I, Nozaki K, Kita S, Notomi M. Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme. In Jalali B, editor, Optical Data Science: Trends Shaping the Future of Photonics. SPIE. 2018. 1055106. (Proceedings of SPIE - The International Society for Optical Engineering). https://doi.org/10.1117/12.2296842
Shinya, A. ; Ishihara, T. ; Koji, Inoue ; Nozaki, K. ; Kita, S. ; Notomi, M. / Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme. Optical Data Science: Trends Shaping the Future of Photonics. editor / Bahram Jalali. SPIE, 2018. (Proceedings of SPIE - The International Society for Optical Engineering).
@inproceedings{f4524adc5784471db343a40dbcef2d34,
title = "Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme",
abstract = "We propose an optical parallel adder based on a binary decision diagram that can calculate simply by propagating light through electrically controlled optical pass gates. The CARRY and CARRY operations are multiplexed in one circuit by a wavelength division multiplexing scheme to reduce the number of optical elements, and only a single gate constitutes the critical path for one digit calculation. The processing time reaches picoseconds per digit when we use a 100-μm-long optical path gates, which is ten times faster than a CMOS circuit.",
author = "A. Shinya and T. Ishihara and Inoue Koji and K. Nozaki and S. Kita and M. Notomi",
year = "2018",
month = "1",
day = "1",
doi = "10.1117/12.2296842",
language = "English",
series = "Proceedings of SPIE - The International Society for Optical Engineering",
publisher = "SPIE",
editor = "Bahram Jalali",
booktitle = "Optical Data Science",
address = "United States",

}

TY - GEN

T1 - Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme

AU - Shinya, A.

AU - Ishihara, T.

AU - Koji, Inoue

AU - Nozaki, K.

AU - Kita, S.

AU - Notomi, M.

PY - 2018/1/1

Y1 - 2018/1/1

N2 - We propose an optical parallel adder based on a binary decision diagram that can calculate simply by propagating light through electrically controlled optical pass gates. The CARRY and CARRY operations are multiplexed in one circuit by a wavelength division multiplexing scheme to reduce the number of optical elements, and only a single gate constitutes the critical path for one digit calculation. The processing time reaches picoseconds per digit when we use a 100-μm-long optical path gates, which is ten times faster than a CMOS circuit.

AB - We propose an optical parallel adder based on a binary decision diagram that can calculate simply by propagating light through electrically controlled optical pass gates. The CARRY and CARRY operations are multiplexed in one circuit by a wavelength division multiplexing scheme to reduce the number of optical elements, and only a single gate constitutes the critical path for one digit calculation. The processing time reaches picoseconds per digit when we use a 100-μm-long optical path gates, which is ten times faster than a CMOS circuit.

UR - http://www.scopus.com/inward/record.url?scp=85047429469&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85047429469&partnerID=8YFLogxK

U2 - 10.1117/12.2296842

DO - 10.1117/12.2296842

M3 - Conference contribution

T3 - Proceedings of SPIE - The International Society for Optical Engineering

BT - Optical Data Science

A2 - Jalali, Bahram

PB - SPIE

ER -