LP based cell selection with constraints of timing, area, and power consumption

Yutaka Tamiya, Yusuke Matsunaga, Masahiro Fujita

Research output: Contribution to journalConference article

11 Citations (Scopus)

Abstract

This paper presents a new LP based optimal cell selection method. Optimal cell selection is useful tool for final tuning of LSI designs. It replaces drivabilities of cells, adjusting timing, area, and power constraints. Using the latest and earliest arrival times, it can handle both setup and hold time constraints. We also make an efficient initial basis, which speeds up a simplex LP solver by 5 times without any relaxations nor approximations. From experimental results, it reduces the clock cycle of a manual designed 13k-transistor chip by 17% without any increase of area.

Original languageEnglish
Pages (from-to)378-381
Number of pages4
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Publication statusPublished - Dec 1 1994
EventProceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design - San Jose, CA, USA
Duration: Nov 6 1994Nov 10 1994

Fingerprint

Clocks
Transistors
Electric power utilization
Tuning

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

LP based cell selection with constraints of timing, area, and power consumption. / Tamiya, Yutaka; Matsunaga, Yusuke; Fujita, Masahiro.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 01.12.1994, p. 378-381.

Research output: Contribution to journalConference article

@article{a48745dd45fa450cae4192da190034cb,
title = "LP based cell selection with constraints of timing, area, and power consumption",
abstract = "This paper presents a new LP based optimal cell selection method. Optimal cell selection is useful tool for final tuning of LSI designs. It replaces drivabilities of cells, adjusting timing, area, and power constraints. Using the latest and earliest arrival times, it can handle both setup and hold time constraints. We also make an efficient initial basis, which speeds up a simplex LP solver by 5 times without any relaxations nor approximations. From experimental results, it reduces the clock cycle of a manual designed 13k-transistor chip by 17{\%} without any increase of area.",
author = "Yutaka Tamiya and Yusuke Matsunaga and Masahiro Fujita",
year = "1994",
month = "12",
day = "1",
language = "English",
pages = "378--381",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - LP based cell selection with constraints of timing, area, and power consumption

AU - Tamiya, Yutaka

AU - Matsunaga, Yusuke

AU - Fujita, Masahiro

PY - 1994/12/1

Y1 - 1994/12/1

N2 - This paper presents a new LP based optimal cell selection method. Optimal cell selection is useful tool for final tuning of LSI designs. It replaces drivabilities of cells, adjusting timing, area, and power constraints. Using the latest and earliest arrival times, it can handle both setup and hold time constraints. We also make an efficient initial basis, which speeds up a simplex LP solver by 5 times without any relaxations nor approximations. From experimental results, it reduces the clock cycle of a manual designed 13k-transistor chip by 17% without any increase of area.

AB - This paper presents a new LP based optimal cell selection method. Optimal cell selection is useful tool for final tuning of LSI designs. It replaces drivabilities of cells, adjusting timing, area, and power constraints. Using the latest and earliest arrival times, it can handle both setup and hold time constraints. We also make an efficient initial basis, which speeds up a simplex LP solver by 5 times without any relaxations nor approximations. From experimental results, it reduces the clock cycle of a manual designed 13k-transistor chip by 17% without any increase of area.

UR - http://www.scopus.com/inward/record.url?scp=0028727540&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028727540&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0028727540

SP - 378

EP - 381

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

ER -