Memory-constrained implementation of lattice-based encryption scheme on standard Java Card

Ye Yuan, Kazuhide Fukushima, Shinsaku Kiyomoto, Tsuyoshi Takagi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Since NSA announced the plans for transitioning to the algorithms which are resistant to attacks by the potential quantum computers, the interest of implementation of post-quantum cryptography (PQC) on various devices has emerged. Including widely used Java Card, memory-constrained smart cards need the efficient implementation of encryption schemes to resist quantum-computing attacks. Meanwhile, lattice-based cryptography, as one of the strongest candidates for PQC, has attracted wide attention due to their applicability and operating efficiency in recent years. However, due to the limited memory resources and computing power, long integer multiplication is a challenge on Java Card, and it had been considered that only a few lattice-based cryptosystems are fitting into such devices. In this paper, we show the first implementation of a lattice-based encryption scheme on standard Java Card whose running time is nearly optimal (about 100 seconds in decryption for 128-bit security) by combining the use of iterative fast Fourier transform and improved Montgomery modular multiplication. More importantly, we indicate that polynomial multiplication and over signed 15-bit integer arithmetic can be performed on Java Card even if the long integers are not supported, which makes running more lattice-based protocols on Java Card achievable.

Original languageEnglish
Title of host publicationProceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages47-50
Number of pages4
ISBN (Electronic)9781538639283
DOIs
Publication statusPublished - Jun 16 2017
Event10th IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017 - McLean, United States
Duration: May 1 2017May 5 2017

Publication series

NameProceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017

Other

Other10th IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017
CountryUnited States
CityMcLean
Period5/1/175/5/17

Fingerprint

Cryptography
Quantum cryptography
Data storage equipment
Quantum computers
Smart cards
Fast Fourier transforms
Polynomials

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Cite this

Yuan, Y., Fukushima, K., Kiyomoto, S., & Takagi, T. (2017). Memory-constrained implementation of lattice-based encryption scheme on standard Java Card. In Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017 (pp. 47-50). [7951796] (Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/HST.2017.7951796

Memory-constrained implementation of lattice-based encryption scheme on standard Java Card. / Yuan, Ye; Fukushima, Kazuhide; Kiyomoto, Shinsaku; Takagi, Tsuyoshi.

Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 47-50 7951796 (Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yuan, Y, Fukushima, K, Kiyomoto, S & Takagi, T 2017, Memory-constrained implementation of lattice-based encryption scheme on standard Java Card. in Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017., 7951796, Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017, Institute of Electrical and Electronics Engineers Inc., pp. 47-50, 10th IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017, McLean, United States, 5/1/17. https://doi.org/10.1109/HST.2017.7951796
Yuan Y, Fukushima K, Kiyomoto S, Takagi T. Memory-constrained implementation of lattice-based encryption scheme on standard Java Card. In Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 47-50. 7951796. (Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017). https://doi.org/10.1109/HST.2017.7951796
Yuan, Ye ; Fukushima, Kazuhide ; Kiyomoto, Shinsaku ; Takagi, Tsuyoshi. / Memory-constrained implementation of lattice-based encryption scheme on standard Java Card. Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 47-50 (Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017).
@inproceedings{8ed7631ec65a451abbc7648d0ad4b9c0,
title = "Memory-constrained implementation of lattice-based encryption scheme on standard Java Card",
abstract = "Since NSA announced the plans for transitioning to the algorithms which are resistant to attacks by the potential quantum computers, the interest of implementation of post-quantum cryptography (PQC) on various devices has emerged. Including widely used Java Card, memory-constrained smart cards need the efficient implementation of encryption schemes to resist quantum-computing attacks. Meanwhile, lattice-based cryptography, as one of the strongest candidates for PQC, has attracted wide attention due to their applicability and operating efficiency in recent years. However, due to the limited memory resources and computing power, long integer multiplication is a challenge on Java Card, and it had been considered that only a few lattice-based cryptosystems are fitting into such devices. In this paper, we show the first implementation of a lattice-based encryption scheme on standard Java Card whose running time is nearly optimal (about 100 seconds in decryption for 128-bit security) by combining the use of iterative fast Fourier transform and improved Montgomery modular multiplication. More importantly, we indicate that polynomial multiplication and over signed 15-bit integer arithmetic can be performed on Java Card even if the long integers are not supported, which makes running more lattice-based protocols on Java Card achievable.",
author = "Ye Yuan and Kazuhide Fukushima and Shinsaku Kiyomoto and Tsuyoshi Takagi",
year = "2017",
month = "6",
day = "16",
doi = "10.1109/HST.2017.7951796",
language = "English",
series = "Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "47--50",
booktitle = "Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017",
address = "United States",

}

TY - GEN

T1 - Memory-constrained implementation of lattice-based encryption scheme on standard Java Card

AU - Yuan, Ye

AU - Fukushima, Kazuhide

AU - Kiyomoto, Shinsaku

AU - Takagi, Tsuyoshi

PY - 2017/6/16

Y1 - 2017/6/16

N2 - Since NSA announced the plans for transitioning to the algorithms which are resistant to attacks by the potential quantum computers, the interest of implementation of post-quantum cryptography (PQC) on various devices has emerged. Including widely used Java Card, memory-constrained smart cards need the efficient implementation of encryption schemes to resist quantum-computing attacks. Meanwhile, lattice-based cryptography, as one of the strongest candidates for PQC, has attracted wide attention due to their applicability and operating efficiency in recent years. However, due to the limited memory resources and computing power, long integer multiplication is a challenge on Java Card, and it had been considered that only a few lattice-based cryptosystems are fitting into such devices. In this paper, we show the first implementation of a lattice-based encryption scheme on standard Java Card whose running time is nearly optimal (about 100 seconds in decryption for 128-bit security) by combining the use of iterative fast Fourier transform and improved Montgomery modular multiplication. More importantly, we indicate that polynomial multiplication and over signed 15-bit integer arithmetic can be performed on Java Card even if the long integers are not supported, which makes running more lattice-based protocols on Java Card achievable.

AB - Since NSA announced the plans for transitioning to the algorithms which are resistant to attacks by the potential quantum computers, the interest of implementation of post-quantum cryptography (PQC) on various devices has emerged. Including widely used Java Card, memory-constrained smart cards need the efficient implementation of encryption schemes to resist quantum-computing attacks. Meanwhile, lattice-based cryptography, as one of the strongest candidates for PQC, has attracted wide attention due to their applicability and operating efficiency in recent years. However, due to the limited memory resources and computing power, long integer multiplication is a challenge on Java Card, and it had been considered that only a few lattice-based cryptosystems are fitting into such devices. In this paper, we show the first implementation of a lattice-based encryption scheme on standard Java Card whose running time is nearly optimal (about 100 seconds in decryption for 128-bit security) by combining the use of iterative fast Fourier transform and improved Montgomery modular multiplication. More importantly, we indicate that polynomial multiplication and over signed 15-bit integer arithmetic can be performed on Java Card even if the long integers are not supported, which makes running more lattice-based protocols on Java Card achievable.

UR - http://www.scopus.com/inward/record.url?scp=85025170503&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85025170503&partnerID=8YFLogxK

U2 - 10.1109/HST.2017.7951796

DO - 10.1109/HST.2017.7951796

M3 - Conference contribution

T3 - Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017

SP - 47

EP - 50

BT - Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -